

# The SuperPix0 Small-Pitch Hybrid Pixel Detector with Fast Sparsified Digital Readout: Beam Test Results

S. Bettarini<sup>1</sup>, G.F. Dalla Betta<sup>1</sup>, D. Gamba<sup>1</sup>, F. Giorgi<sup>1</sup>, A. Lusiani<sup>1</sup>,  
F. Morsani<sup>1</sup>, N. Neri<sup>1</sup>, E. Paoloni<sup>1</sup>, B. Oberhof<sup>1</sup>, L. Ratti<sup>1</sup>, C. Sbarra<sup>1</sup>,  
M. Villa<sup>1</sup>, S. Valentinetti<sup>1</sup>, L. Vitale<sup>1</sup>, M. Chrzęszcz<sup>1</sup>

<sup>a</sup>*Università degli Studi di Pisa and INFN-Pisa, L.go B. Pontecorvo 3, 56127 Pisa, Italy*

<sup>b</sup>*Università degli Studi di Pavia and INFN-Pavia, via Bassi 6, 27100 Pavia, Italy*

<sup>c</sup>*Università degli Studi di Bologna and INFN-Bologna, via Irnerio 46, 40126, Bologna, Italy*

<sup>d</sup>*Università degli Studi di Trieste and INFN-Trieste, Padriciano 99,34149 Trieste, Italy*

<sup>e</sup>*Università degli Studi di Milano and INFN-Milano, via Celoria 16, 20133 Milano, Italy*

<sup>f</sup>*Università degli Studi di Torino and INFN-Torino, via Giuria 1, 10125 Torino, Italy*

<sup>g</sup>*Università degli Studi di Trento and INFN-Padova, via Sommarive 14, 38123 Povo di Trento, Italy*

<sup>h</sup>*Scuola Normale Superiore and INFN-Pisa, Piazza dei Cavalieri 7, 56126 Pisa, Italy*

<sup>i</sup>*Institute of Nuclear Physics of the Polish Academy of Science, Cracow, Poland*

---

## Abstract

A prototype hybrid pixel detector with  $50 \times 50 \mu\text{m}^2$  pixels,  $200 \mu\text{m}$  thick sensor and sparsified digital readout has been tested with a 120 GeV pion beam at the SPS H6 beam line at CERN. Both efficiency and resolution have been measured as a function of the discriminator threshold and the angle of incidence of the impinging particles. The capabilities of the custom data-push readout architecture have been tested as well. The viability of this technology for the full-luminosity upgrade of the layer 0 of the SuperB vertex detector is discussed.

*Keywords:* CMOS pixels, Charged particle tracking, Hybrid pixel detector, Data-push readout

---

## 1. Introduction

2 The SuperB B-Factory [? ], a new concept asymmetric  $e^+e^-$  collider ded-  
3 icated to heavy-flavour physics and expected to deliver unprecedented lumi-  
4 nosities in excess of  $10^{36} \text{ cm}^{-2}\text{s}^{-1}$ , has been funded by the Italian Ministry of

---

\*Corresponding author

5 Education, University and Research in the framework of the 2011-2013 National  
6 Research Plan (Dec. 24 2010). Its reduced center-of-mass boost with respect to  
7 previous B-Factories (BaBar [?] ] and Belle [?] ] asks for a factor two improve-  
8 ment on typical vertex resolutions to fully exploit the accelerator potential for  
9 new-physics discoveries. In addition, the high luminosity and large backgrounds  
10 expected at SuperB determine stringent requirements in terms of granularity,  
11 time resolution and radiation hardness of all subdetectors and in particular, the  
12 vertex detector which is the closest to the interaction point.

13

14 The design of the SuperB Silicon Vertex Tracker follows the model of the  
15 BaBar SVT [?] ] but comprises both an extended coverage and an additional  
16 innermost layer, called layer 0, located at about 1.5 cm radius from the beam  
17 line. The layer 0 should offer a low material budget to minimize multiple scat-  
18 tering so as to meet the requirements on vertex resolution, and must be provided  
19 with a high-speed readout to minimize the acquisition dead-time. Intense R&D  
20 studies on various emerging technologies have been carried out to address fur-  
21 ther requirements such as a small pitch to guarantee a hit resolution at the  
22 level of 10  $\mu\text{m}$  and to limit detector occupancy, the capability to withstand  
23 background hit-rates up to a few tens of  $\text{MHz}/\text{cm}^2$ , large signal-to-noise ratio  
24 and low power dissipation. Standard high resistivity silicon detectors with short  
25 strips (striplets) will be used for the layer 0 during the first period of operation,  
26 when the luminosity will be gradually increased to reach the design value. In  
27 fact, striplets offer a reasonably low material budget (about 0.2-0.3  $\%X_0$  for  
28 200-300  $\mu\text{m}$  silicon thickness) together with the required hit resolution. How-  
29 ever, the detector occupancy becomes unaffordable at background rates larger  
30 than 5  $\text{MHz}/\text{cm}^2$  as expected at full luminosity, and a detector replacement is  
31 already scheduled after the first period of running.

32

33 This paper is focused on a prototype hybrid pixel detector named SuperPix0  
34 and designed by the VIPIX collaboration as a first iteration step aimed at the  
35 development of a device to be used for the layer 0 upgrade.

36

37 Hybrid pixel devices are a well established technology in HEP experiments.  
38 The fully depleted high-resistivity sensors and the read-out integrated circuits  
39 are built on different substrates and then connected via high density bump-  
40 bondings. Hybrid pixel sensors usually provide high signal-to-noise ratio, high  
41 radiation tolerance and 100% fill factor. Furthermore, this technology offers the  
42 possibility to implement advanced in-pixel electronics such as low-noise amplifi-  
43 cation, zero suppression and threshold tuning without the problem of cross-talk  
44 between the readout logic and the sensor. The relatively large amount of mate-  
45 rial they are made of represents a disadvantage in terms of probability of particle  
46 scattering, although a reduction of material budget may become possible with  
47 the latest technology improvements [? ]. The main novelties of our approach  
48 is the sensor pitch size ( $50 \times 50 \mu\text{m}^2$ ) and thickness ( $200 \mu\text{m}$ ) as well as the  
49 custom front end chip architecture providing a sparsified and data-driven read-  
50 out. A prototype readout chip with 4096 cells arranged in a  $32 \times 128$  matrix was  
51 submitted for fabrication in standard 130 nm CMOS technology by STMicro-  
52 electronics. The sensor was fabricated by FBK-IRST and interconnected with  
53 the readout chip by IZM.

54

55 The paper is organized as follows:

## 56 **2. The SuperPix0 Hybrid Detector**

### 57 *2.1. The High Resistivity Pixel Sensor*

58 Pixel sensors are made from n-type, Float Zone, high-resistivity silicon wafers,  
59 with a thickness of  $200 \mu\text{m}$  and a nominal resistivity larger than  $10 \text{ k}\Omega\text{cm}$ . Sen-  
60 sors are of the “n-on-n” type and were fabricated at FBK (Trento, Italy) with  
61 a double-sided technology [? ].  $\text{N}^+$  pixels are arranged in a 2d array of  $32 \times 128$   
62 elements with a pitch of  $50 \mu\text{m}$  in both X and Y directions, for a total active  
63 area size of  $10.24 \mu\text{m}^2$ . All around the pixels is a large  $\text{n}^+$  guard ring extending  
64 up to the cut-line. The electrical isolation between neighboring  $\text{n}^+$  pixels has

65 been obtained by means of a uniform p-spray implantation. A large  $p^+$  diode is  
 66 on the bias side: it has the same size as the active area and is surrounded by 6  
 67 floating rings. From electrical tests performed on wafers before bump-bonding  
 68 (and connecting the sensors from the bias side only with a probe on the diode  
 69 and a probe on the scribe line [? ]), the total leakage current is about 1 nA,  
 70 the depletion voltage is about 10 V, and the breakdown voltage in the order of  
 71 70 V, due to a relatively high p-spray dose. The pixel capacitance has also been  
 72 estimated from measurements performed on a special test structure, and the re-  
 73 sulting values are in the order of 50 fF (i.e. close to the capacitance contribution  
 74 expected from the bumps).

## 75 2.2. The Front End Cell

76 The in-pixel analog electronics is made of a charge processor (shown in  
 77 Fig. ??) where the sensor charge signal is amplified and compared to a chip-wide  
 preset threshold by a discriminator. The in-pixel digital logic, which follows the




Figure 1: Block diagram of the analog front end electronics for the elementary cell of the SuperPix0 readout chip.

78  
 79 comparator, stores the hit in an edge-triggered set reset flip-flop and notifies the  
 80 periphery readout logic of the hit. The charge sensitive amplifier uses a single-  
 81 ended folded cascode topology, which is a common choice for low-voltage, high  
 82 gain amplifiers. The 20 fF MOS feedback capacitor is discharged by a constant  
 83 current which can be externally adjusted, giving an output pulse shape that is  
 84 dependent upon the input charge. The peaking time increases with the collected

85 charge and is in the order of 100 ns for 16000 electrons injected. The charge  
86 collected in the detector pixel reaches the preamplifier input via the bump-bond  
87 connection. Alternatively, a calibration charge can be injected at the pream-  
88 plifier input through a 10 fF internal injection capacitance so that threshold,  
89 noise and crosstalk measurements can be performed. The calibration voltage  
90 step is provided externally by a dedicated line. Channel selection is performed  
91 by means of a control section implemented in each pixel. This control block,  
92 which is a cell of a shift register, enables the injection of the charge through  
93 the calibration capacitance. Each pixel features a digital mask used to isolate  
94 single noisy channels. This mask is implemented in the readout logic. The in-  
95 put device (whose dimensions were chosen based on [? ]) featuring an aspect  
96 ratio  $W/L=18/0.3$  and a drain current of about  $0.5 \mu A$ , is biased in the weak  
97 inversion region. A non-minimum length has been chosen to avoid short channel  
98 effects. The PMOS current source in the input branch has been sized to have a  
99 smaller transconductance than the input transistor. For a detector capacitance  
100 of 100 fF, an equivalent noise charge of  $150 e^-$  rms was obtained from circuit  
101 simulations. The noise contribution arising from the leakage current can be  
102 neglected for the leakage current range considered in the simulations (0-2 pA).  
103 2 pA corresponds to ten times the anticipated leakage current for the pixel sen-  
104 sor. An overall input referred threshold dispersion of  $350 e^-$  rms was computed  
105 from Monte-Carlo simulations. Since SuperPix0 is the first iteration step aimed  
106 at the development of a readout chip for small pitch hybrid pixel sensors, in  
107 this design only the main functionalities have been integrated in the pixel cell.  
108 Threshold dispersion is a crucial characteristic to be considered in order to meet  
109 the required specifications in terms of noise occupancy and efficiency. There-  
110 fore, circuits for in-pixel threshold fine-adjusting have to be implemented in the  
111 next version of the chip. The analog front end cell uses two power supplies.  
112 The analog supply (AVDD) is referenced to AGND, while the digital supply is  
113 referenced to DGND. Both supplies have a nominal operating value of 1.2 V.  
114 Since single-ended amplifiers are sensitive to voltage fluctuations on the supply  
115 lines, the charge preamplifier is connected to the AVDD. The threshold discrim-

116 inator and voltage references are connected to both the AVDD and AGND. The  
117 in-pixel digital logic is connected to the digital supply. The substrate of the  
118 transistors is connected to a separate net and merged to the analog ground at  
119 the border of the matrix. The SuperPix0 chip has been fabricated in a six metal  
120 level technology. Two levels of metal have been used to route the analog signals,  
121 two for the digital ones and two for distributing the analog and digital supplies.  
122 The supply lines, at the same time, shield the analog signals from the digital  
123 activity. For nominal bias conditions the power consumption is about  $1.5 \mu\text{W}$   
124 per channel. More details on the design of the analog front end chip can be  
125 found in the literature [? ].

### 126 *2.3. Digital Readout Architecture*

127 The SuperPix0 digital readout architecture is an evolution of the one adopted  
128 for the APSEL4D chip [? ] and was originally designed to read out matrices  
129 of  $320 \times 256$  pixels and sustain rates of  $100 \text{ MHz/cm}^2$  . The same macro-pixel  
130 (MP) structure as described in [? ] has been adopted, but with a different MP  
131 shape:  $2 \times 8$  pixel rectangles replace  $4 \times 4$  pixel squares in order to minimize the  
132 matrix mean sweeping time (MST) in the presence of hit-clusters as expected  
133 in the data. A further parallelisation level is achieved by dividing the matrix in  
134 sub-matrices of  $32 \times 64$  pixels and providing each sub-matrix with an indepen-  
135 dent readout and a local data buffer. A final output stage retrieves data from  
136 all the readout buffers and compresses them into a single data stream. Hits are  
137 extracted from the matrix in a time-ordered way, which was not the case with  
138 the APSEL4D chip and which allows avoiding to add time information to each  
139 hit, thus reducing the total amount of data to be transferred. Finally, a new hit  
140 encoding algorithm is used that includes a data compression for clustered hits;  
141 in this way the output data band-width is significantly reduced with a negligible  
142 increase of logic gates.

143

144 Each MP is connected to the peripheral readout through two private lines  
145 used to send a “hit” information when at least one of the pixels in the MP is




Figure 2: Schematics of the digital readout architecture.

146 fired and to receive a “freeze” signal to prevent all the pixels within the MP  
 147 from accepting further hits until the readout has been completed. The pe-  
 148 ripheral readout includes a time counter (BCO) which is incremented at the  
 149 frequency of a programmable clock defining the time resolution of the detector.  
 150 Its value is used to provide a time-stamp to each event. Whenever the BCO  
 151 counter is incremented, the MPs that have been hit during the previous time  
 152 window are frozen and their hit-map is stored inside a FIFO together with the  
 153 associated time stamp. The list of active MPs is then used to extract hits from  
 154 the matrix in a time-ordered way. A 32-bit wide pixel data bus is shared by the  
 155 rows and driven by the columns of the pixel matrix. For each BCO, the readout  
 156 is performed only on the columns in the corresponding MP list, one column per  
 157 readout-clock cycle (down to 6 ns) independently of the pixel occupancy. Only  
 158 pixels belonging to the fired MP are enabled to drive the corresponding lines  
 159 of the pixel data bus. When compared to a continuous sweep over the matrix  
 160 columns as performed with the APSEL4D chip, this technique slightly increases  
 161 the mean pixel dead-time. On the other hand, simulations demonstrated that  
 162 the rectangular MP geometry results in an overall improvement of performance  
 163 with respect to the APSEL architecture for any fixed number of hits.

164

165 A schematic of the periphery digital logic is shown in Fig ???. As in the




Figure 3: Photograph of the bump-bonded chip, the sensor matrix and the front end chip are visible as well as the bondings to the carrier.

166 APSEL4D chip, the pixel data are encoded by the sparsifier elements. They  
167 create a formatted list of all the hits found on the pixel data bus and write it  
168 into a dedicated memory element called barrel. This component is a FIFO mem-  
169 ory with multiple write ports (one for each word in the list) and a conventional  
170 single output port. A data concentrator controls the flux of data preserving the  
171 time-sorting of the hits.

172

173 Monte Carlo simulations have been performed on this architecture scaled to  
174 a  $320 \times 256$  matrix in order to evaluate its performance. We measured efficiencies  
175 close to 98.5% running with a 60 MHz readout-clock (200 MHz on the output  
176 bus) and starting from the assumption of a  $100 \text{ MHz/cm}^2$  hit rate. Whilst  
177 keeping in mind that the target time resolution for this architecture is  $1 \mu\text{s}$ , an  
178 efficiency drop is observed with BCO lengths below 400 ns.

#### 179 *2.4. Chip Characterization*

180 Five chip matrices have been characterized in terms of noise, threshold dis-  
181 persion and gain in various laboratory tests before the final trial on beam. The  
182 response of the sensors was analysed as well. A photograph of one of the front  
183 end chips connected by bump-bonding to the high resistivity pixel sensor matrix  
184 of  $200 \mu\text{m}$  thickness is shown in Fig. ???. The first laboratory checks identified  
185 a marginal problem in the readout architecture that was investigated with ded-  
186 icated studies. A particular data acquisition configuration allowed the problem



chip	thr. disp. ( $e^-$ )	ENC ( $e^-$ )	gain (mV/fC)
12	$460 \pm 30$	$71 \pm 1$	37.3
19	$500 \pm 30$	$85 \pm 1$	38.7
53	$520 \pm 30$	$77 \pm 1$	38.6
54	$500 \pm 30$	$77 \pm 1$	39.2
55	$580 \pm 30$	$77 \pm 1$	36.9

Table 1: Lab characterization of the 5 chips tested during the test-beam.

187 to be overcome, although the measurements were limited to 3% of the pixels of  
188 the matrix for each run. Time constraints allowed the characterization of the  
189 front end electronics of about 10-20% of the pixels in each matrix, depending  
190 on the chip. The absolute calibration of the gain of the chip matrix was per-  
191 formed by using the internal calibration circuit described in ??, which allowed  
192 the injection of charges from 0 to 12 fC in each preamplifier. An average gain  
193 of 38 mV/fC was measured with a typical dispersion of about 6% inside the  
194 examined piece of matrix.

195

196 Noise measurements and an evaluation of the threshold dispersion were per-  
197 formed by measuring the hit rate as a function of the discriminator threshold.  
198 With a fit to the turn-on curve we obtain a pixel average equivalent noise charge  
199 (ENC) of about  $77 e^-$  with 15% dispersion inside the matrix, and a threshold  
200 dispersion of about  $500 e^-$ , which motivated the project of a threshold tuning  
201 circuit at pixel level for the next submission. Threshold dispersion, ENC and  
202 gain values for each of the 5 chips characterized in the laboratory are reported  
203 in Table ??.

204 Both beta ( $^{90}\text{Sr}$ ) and gamma (Am) radioactive sources were used in order to  
205 test the sensor response and the interconnections between the pixel electronics  
206 and the sensor. The hit rate as seen from the sensor matrix when exposed to  
207  $^{90}\text{Sr}$  is shown in Fig. ?. The illumination of the matrix is not uniform due  
208 to the collimation of the source. The two blank columns are due to a known




Figure 4: Hit rate (Hz) measured with chip 19 exposed to a  $^{90}\text{Sr}$  source.

209 problem in the front end chip. All tested chips showed a very good quality of  
 210 the interconnections at  $50\ \mu\text{m}$  pitch, as well as a responding sensor. Only four  
 211 channels out of more than 20 thousands showed interconnection problems.

### 212 3. Beam Test Setup

213 Due to beam time constraints, only three out of the five aforementioned  
 214 SuperPix0 chips were tested with beam. The beam test was carried out at  
 215 CERN, at the SPS H6 beam line delivering 120 GeV pions in spills lasting 9.5 s  
 216 and separated by about 40 s. In the region of the experimental setup the beam  
 217 was characterized by widths of about 8 and 4 mm rms on the horizontal and  
 218 vertical planes, respectively. As a reference telescope six planes of  $2\times 2\ \text{cm}^2$ ,  
 219 double-sided silicon strip detector with  $25\ \mu\text{m}$  strip pitch on the p-side and  
 220  $50\ \mu\text{m}$  pitch on the n-side [?] were used. The readout pitch was  $50\ \mu\text{m}$  on  
 221 both sides. Three planes were placed before the devices under test (DUT), and  
 222 three after them, at distances of 3.5 cm from each other and either 25 or 35  
 223 cm from the DUTs, depending on the configuration. All detectors were placed  
 224 on a custom motorized table with remote control. The reference telescope was  
 225 used both to trigger events and determine the impact point of tracks at the  
 226 DUT. One of the chips was used to study the dependence of the efficiency on  
 227 the angle of the impinging particles, whereas either one or two chips were put  
 228 in the beam line when studying the dependence of the efficiency on the value  
 229 of the discriminator threshold. The schematics of both setups are shown in Fig  
 230 ??.

Figure 5: Test beam setups with either one (left) or two (right) DUTs

#### 231 4. Trigger and Data Acquisition

232 The DAQ infrastructure is very similar to the one described in detail in [?  
233 ]. The main elements are two programmable VME 9U EDRO (Event Dispatch  
234 and Read-Out) boards [? ? ] organized in a master-slave configuration and  
235 responsible for programming the front end chips of both the telescope and the  
236 DUT. The master EDRO is connected to the first, third, fourth and last plane of  
237 the telescope. It generates and distributes to all elements both the readout and  
238 BCO clocks, as well as the triggers. These are based on hit multiplicity on each  
239 side of the telescope planes connected to the master. The slave is connected to  
240 the remaining planes of the telescope and to the DUT. Both EDRO boards act  
241 as event builder, packing time-ordered information from the telescope and the  
242 DUT in events that are then sent out via optical links (S-link [? ]) to a Robin  
243 card [? ] on a remote PC where they are written to disk. Online monitoring is  
244 performed on another PC complementing the DAQ system. The programmable  
245 BCO clock defines the time resolution of the experiment by dividing the time  
246 in corresponding events. Its period can vary from 400 ns up to 500  $\mu\text{m}$  For all  
247 data collected during the beam-test the BCO period was set to 5  $\mu\text{m}$  .

248

249 The DAQ software is built on the ATLAS TDAQ software infrastructure  
250 [? ], which provides a complete environment with remote process control and  
251 communication, finite-state-machine, inter-process messaging, online monitor-  
252 ing and histogramming as well as a textual database infrastructure for run and  
253 front end configuration. The team developed applications, plugins, configura-

254 tion and monitoring programs specific to our EDRO boards and information  
255 stored in the raw events.

256

257 The analysis of the BCO information stored in each event allowed the DAQ  
258 rate to be measured, together with the DAQ dead-time, over the duration of  
259 each spill. A maximum acquisition rate in the order of 40 kHz was observed.  
260 The data acquisition was dead-time free for the first half of each spill, when  
261 events could be buffered in the Robin card while waiting to be copied to disk.  
262 In the second half of each spill the DAQ rate was limited to roughly 20 kHz.

## 263 5. Collected Data Sample

264 Trigger utilizzato; ulteriori richieste e loro efficienza dove applicabile; statis-  
265 tica di tutti gli eventi utilizzati per le varie analisi/risultati e per chip (tabella?)

## 266 6. Detector Performance

### 267 6.1. Silicon Telescope Alignment and Track Reconstruction

268 For each event, we reconstruct tracks using the silicon telescope hits. We rely  
269 on the same track-reconstruction software that has been used for the analysis  
270 of a former test-beam [? ]. For this analysis, the track finding algorithm has  
271 been improved to use a variable number of telescope planes, since we use now  
272 six planes whereas four were used in the past.

273 Triggered events typically have just one track, with one hit for each of the  
274 two sides, for each of the 6 telescope planes. We set our reference frame with  
275 the  $z$  axis along the beam, the  $x$  axis in the horizontal plane and the  $y$  axis in  
276 the vertical plane, pointing up. The  $p$ -side silicon strips measure the  $u$  detector  
277 coordinate along  $x$ , while the  $n$ -side strips measure the  $v$  detector coordinate  
278 along  $y$ . The reconstruction algorithm relies on the fact that the telescope planes  
279 have high efficiency and low noise, and that most triggered events contain just  
280 one track with all its related hits, with nothing else but a very small number of  
281 noise hits. Adjacent fired strips are grouped in clusters, and the position of each

282 cluster is calculated by weighting the strip positions with their measured charge.  
283 The clusters primarily consist of one or two strips, in similar proportions [? ].  
284 For each silicon detector, each  $u$  hit is combined with each  $v$  hit on the other side  
285 to define a space hit. All possible straight lines connecting the space-points of  
286 the two outer detectors are considered, together with the closest space-points in  
287 the intermediate detectors. The associated hits are fitted to straight lines with  
288 a minimum  $\chi^2$  fit, using roughly estimated hit uncertainties from the former  
289 data analyses [? ].

290 In a first phase, we align the telescope planes using only events where a single  
291 track is reconstructed, with hits on all sides of all planes within 1 mm in the  $xy$   
292 projection, without any requirement on the track  $\chi^2$ . The beam tracks have an  
293 angular distribution that is close to normal incidence  $5.0 \pm 0.2$  mRad in  $xz$  plane,  
294 and  $0.7 \pm 0.2$  mRad in the  $yz$  plane. In these conditions, the data permit the  
295 alignment of the  $xy$  detector translations, and of the rotation angle around the  
296  $z$  axis, whereas there is no significant sensitivity to align the translations along  $z$   
297 and the rotations around  $x$  and  $y$  better than the nominal position uncertainties.

298 We assume that the first and the last telescope planes are positioned at their  
299 nominal position, and we align the remaining planes by minimizing the resid-  
300 uals of the hits with respect to the extrapolated fitted tracks. The alignment  
301 procedure is based on the measurements of the dependence of the mean residual  
302 in the  $u$  and  $v$  views both from the  $u$  and  $v$  coordinates and is described in more  
303 detail elsewhere [? ].

304 After the telescope alignment, we select events with just one track, with hits  
305 on both sides of all six planes, and  $P(\chi^2) \geq 10\%$ . In a typical run, all these re-  
306 quirements correspond to an efficiency roughly around 50% of all logged events.  
307 The resulting data-set has residuals distributions (averaged over all telescope  
308 planes) which can be approximately fitted with Gaussians with mean consistent  
309 with zero and  $\sigma = 5 \mu\text{m}$  and  $\sigma = 9 \mu\text{m}$  in the  $x$  and  $y$  view, respectively. The  
310  $p$ -side resolution is better because the presence of an additional floating strip  
311 improves the uniformity of the charge splitting among the readout strips.

312 The residual distributions of a typical run (Figure ??) show systematic effects




Figure 6: Example residual fit for track hits on the telescope silicon detectors, on the p-side (a) and on the n-side (b). The plots include the track fit hits residuals on all six planes combined. Because of the requirement on the track fit  $\chi^2$  probability, the residual distribution tails are truncated.

313 that induce sizable deviations with respect to a Gaussian distribution. We  
 314 could not find evidence connecting the shapes of the residual distributions to  
 315 mis-bonded channels or to the presence of insensitive strips. At any rate, the  
 316 widths of the residual distributions on the telescope planes indicate that the  
 317 extrapolation on the devices under test ( $50\ \mu\text{m}$ -pitch hybrid pixels with digital  
 318 readout) are precise enough for the rest of the analysis.

### 319 6.2. Hybrid Pixels Efficiency

320 We study the efficiency of the device under test (DUT) as a function of the  
 321 angle of the track with respect to the normal to the detector (incidence angle  $\theta$ ),  
 322 and as a function of the threshold used in the digital comparator. In different  
 323 data-taking runs, the DUTs were rotated in order to change the angle from  $0^\circ$  to  
 324  $70^\circ$  with respect to normal incidence, in the  $xz$  plane, and the thresholds were  
 325 varied from 730 to 820 DAC counts, corresponding to a range from about 12.5%  
 326 to 40.6% of a minimum ionizing particle (m.i.p.). Relatively high thresholds  
 327 were used in order to overcome data-acquisition limitations of the prototype  
 328 pixel detectors under test. In the following, the plots include the result of a




Figure 7: Example  $u$ -view residual fit for tracks hitting a hybrid pixel detector at normal incidence (a) and at  $60^\circ$  incidence angle (b). The residual is defined as the position of the reconstructed hit minus the extrapolated track position. The curve shows a Gaussian fit. This data was taken at a threshold corresponding to about 25% of a m.i.p.. The red vertical lines show the requirements on the residual to consider the hit associated to the extrapolated track.

329 coarse Monte Carlo simulation of the detector response, which is described in  
 330 the next section.

331 Hits are defined as clusters of fired pixels that are either adjacent or separated  
 332 by up to one non-fired pixel along either  $u$  or  $v$ . The cluster  $u$  ( $x$ ) and  $v$  ( $y$ )  
 333 positions are set to the unweighted averages of the  $u$  and  $v$  positions of the fired  
 334 pixels.

335 To associate DUT hits to the extrapolated track, we study the residual dis-  
 336 tributions. We first align the DUT position in  $x$  and  $y$  by measuring the mean  
 337 of the  $x$  and  $y$  residuals. No alignment is performed on the angle around the  $z$   
 338 axis and on the other degrees of freedom. After alignment, we observe centered  
 339 and approximately Gaussian residual distributions with a negligible amount of  
 340 noise hits ???. The width of the residual distributions is driven by the DUT  
 341 intrinsic resolution, which is nominally  $50 \mu\text{m}/\sqrt{12} \approx 14.4 \mu\text{m}$  at normal inci-  
 342 dence and increases with the incidence angle because the track ionization affects  
 343 a larger number of pixels, some of which may more often be under threshold.  
 344 From the geometry of  $200 \mu\text{m}$  thick sensors with  $50 \mu\text{m}$  pitch pixels, we expect




Figure 8: Dependence of the  $u$ -view residual distribution width from the track incidence angle for three pixel detectors under test. This data was taken at a threshold corresponding to about 25% of a m.i.p.. The plot also reports the result of a Monte Carlo simulation.

345 that tracks at  $60^\circ$  affect an average of 8 pixels along the  $x$  coordinate, augment-  
 346 ing the nominal expected intrinsic resolution to about  $400 \mu\text{m}/\sqrt{12} \approx 115 \mu\text{m}$ .  
 347 Figure ?? reports the  $x$  residual width, as estimated by the  $\sigma$  of a Gaussian fit,  
 348 as a function of the track incidence angle for the three pixel sensors under test.  
 349 From  $\theta = 0$  to  $\theta = 70^\circ$ , the width increases approximately from  $10 \mu\text{m}$  to  $70 \mu\text{m}$ ,  
 350 while the  $y$  residual width increases from  $15 \mu\text{m}$  to  $19 \mu\text{m}$ . The discrepancy be-  
 351 tween the  $x$  and  $y$  residual widths at normal incidence is understood to originate  
 352 from the different uncertainties of the track extrapolation in the horizontal and  
 353 vertical plane, caused by the different resolution of the silicon telescope.

354 We associate hits to extrapolated tracks by requiring that they are closer  
 355 than 4 times the (angle dependent) residual distribution width plus  $60 \mu\text{m}$  to  
 356 account for non-Gaussian tails caused by delta-rays. We measure the efficiency  
 357 by dividing the number of events with at least one associated hit by the total  
 358 number of tracks that extrapolate to the sensitive area of the DUTs. Due to  
 359 fabrication defects, the prototypes are insensitive on 4 pixel columns at the  
 360 center of the wafers in the  $u$ -view: this area is excluded from the sensitive  
 361 area together with a safety margin corresponding to an additional  $50 \mu\text{m}$  pixel  
 362 spacing. To avoid border effects, we exclude from the sensitive area  $50 \mu\text{m}$  from






Figure 9: Hit efficiency as a function of the track incidence angle for three pixel detectors under test. This data was taken at a threshold corresponding to about 25% of a m.i.p.. The plot also reports the result of a Monte Carlo simulation.

363 the top and the bottom and  $150\ \mu\text{m}$  from the left and the right borders of  
 364 the detector. We observe that the pixel detectors at non-zero track incidence  
 365 are inefficient in an area where their aluminium frame intercepts the beam  
 366 particles before they reach the sensors. Although the extent of the effect along  
 367 the  $x$  coordinate is well described by geometrical shadowing, the mechanism  
 368 that causes the observed inefficiency is not understood. As a consequence,  
 369 the inefficient area related to the shadowing effect is also excluded in order to  
 370 compute the efficiency. We obtain a Bayesian estimate of the efficiency and its  
 371 uncertainty using a Jeffreys' prior [? ], and we find that there is no significant  
 372 deviation with respect to using the naive estimators  $\epsilon = n/k$  and  $\sigma^2(\epsilon) =$   
 373  $n(n - k)/n^3$ , where  $k$  denotes the number of hit-associated tracks and  $n$  the  
 374 number of tracks that extrapolate to the sensitive area of the sensors. Figure ??  
 375 reports the efficiency as a function of the track incidence angle for the three  
 376 pixel sensors under test, for data recorded with a threshold of 770 DAC counts,  
 377 corresponding to a signal of 1/4 of a m.i.p.. Figure ?? reports the efficiency  
 378 at normal incidence as a function of the threshold, which has been varied from  
 379 12.5% to 40.6% of the charge released by a m.i.p..

380 The inefficiency distribution is uniform across the  $u$  and  $v$  coordinates and




Figure 10: Hit efficiency as a function of the threshold for normal-incidence tracks on three pixel detectors under test. The DAC counts correspond to a range from 12.5% to 40.6% of the charge released by a m.i.p..

381 no insensitive pixel was found. We have investigated whether the inefficiency  
 382 depends on the distance of the extrapolated track from the center of the pixel,  
 383 finding no evidence for such hypothesis. The pixel sensors are close to full effi-  
 384 ciency for normal-incidence tracks at the reference threshold, which corresponds  
 385 to 25% of a m.i.p., but this threshold setting is not robust because we observe  
 386 significant reductions of efficiency for non-zero track incidence angles and, to a  
 387 minor extent, for thresholds larger than the reference one. When the track in-  
 388 cidence angle increases, the amount of traversed silicon increases as  $1/\cos\theta$  but  
 389 the charge is split (along the  $u$ -view in this experimental setup) among a larger  
 390 number of pixels. The data indicate that there is a sizable probability that  
 391 all pixels affected by the track energy loss collect a charge below the reference  
 392 threshold.

### 393 7. Hybrid Pixels Response Modeling

394 We have modeled the response of the detectors under test with partial suc-  
 395 cess using a coarse Monte Carlo simulation, which includes the energy loss in  
 396 silicon with Landau fluctuations, the charge splitting among the geometrically  
 397 interested pixels, and the presence of a threshold comparator. This simple model




Figure 11: Hit cluster multiplicity as a function of the track incidence angle for three pixel detectors under test. This data was taken at a threshold corresponding to about 25% of a m.i.p.. The plot also reports the result of a Monte Carlo simulation.

398 is unable to explain the  $\sim 0.5\%$  “irreducible” inefficiency at low thresholds and  
 399 normal incidence, which is understood as caused by the electronic readout chain  
 400 dead-time, but is able to model some of the data results.

401 The simulation is most successful in modeling the efficiency dependence on  
 402 the incidence angle (Figure ??), where it correctly simulates both the drop  
 403 for angles  $\theta > 15^\circ$  and the moderate rise from  $60^\circ$  to  $70^\circ$ . The efficiency  
 404 dependence derives from the combination of two effects: the per-pixel collected  
 405 charge decreases, but the number of affected pixels increases. As a consequence,  
 406 the probability that *all* the pixels are under threshold first increases and then  
 407 decreases.

408 The simulation does not appropriately simulate neither the efficiency de-  
 409 pendence of the efficiency from the threshold (Figure ??) nor how the number  
 410 of pixels above threshold in a hit cluster varies with the track incidence angle  
 411 (Figure ??). The simulation models surprisingly well the increase of the *u*-view  
 412 residual distribution width with the angle (Figure ??).

## 413 8. Conclusions

414 The VIPIX collaboration has tested three prototype hybrid pixel detectors  
415 with 120 GeV pions at the SPS H6 beam line at CERN. A telescope consisting  
416 of six double-sided silicon strip detectors was used to reconstruct the tracks  
417 that were used to evaluate the performance of the sensors under test. The  
418 efficiency has been measured as a function of the track incidence angle and of  
419 the threshold used for the digital readout. Relatively high threshold settings  
420 were used to overcome fabrication defects that were affecting the readout chain.

421 From the width of the residual distributions, the detector resolution appears  
422 to be consistent with the expectation for a 50  $\mu\text{m}$  pitch pixel detector with digital  
423 readout.

424 The pixel hit efficiency for normal incidence tracks and with a threshold  
425 corresponding to the expected energy loss of 25% of a m.i.p. has been found  
426 to be about 99.5%, apparently mainly limited by the readout chain dead-time.  
427 On the other hand, a significant efficiency drop has been observed for incidence  
428 angles larger than  $15^\circ$ , which is understood to be related to charge splitting  
429 among an increasing number of pixels. A coarse Monte Carlo simulation is able  
430 to partially model the features observed in the data and suggests that lowering  
431 the threshold to  $\sim 13\%$  of a m.i.p. would result in a sensor that is fully efficient  
432 at all incidence angles.

## 433 References

- 434 [] The SuperB Conceptual Design Report, INFN/AE-07/02, SLAC-R-856,  
435 LAL 07-15. Available online at <http://www.pi.infn.it/SuperB>
- 436 [] BaBar
- 437 [] Belle
- 438 [] B. Aubert for the BABAR Collaboration The BABAR detector, Nucl. In-  
439 stum. Methods A479, 1-116, 2002.

- 440 [] A. Huffman, Fabrication, Assembly and Evaluation of Cu-Cu Bump-Bond  
441 Arrays for Ultra-fine Pitch Hybridization and 3D Assembly, presented at  
442 Pixel 2008, September 22-26, 2008, Fermilab, Batavia (IL), USA
- 443 [] N. Zorzi, et al., "Fabrication and characterization of n-on-n silicon pixel  
444 detectors compatible with the Medipix2 readout chip", Nucl. Instrum.  
445 Methods A, vol. 546 (2005) 46
- 446 [] F. Huegging, et al., " Design and test of pixel sensors for operation in se-  
447 vere radiation environments", Nuclear Instruments and Methods in Physics  
448 Research A 439 (2000) pp. 529-535
- 449 [] L. Ratti et al., "Design of Time Invariant Analog Front-End Circuits for  
450 Deep N-Well CMOS MAPS", *IEEE Trans. Nucl. Sci.*, vol. 56, no. 4, pp.  
451 2360-2373, Aug. 2009.
- 452 [] G. Traversi, "Charge Signal Processors in a 130 nm CMOS Technology for  
453 the Sparse Readout of Small Pitch Monolithic and Hybrid Pixel Sensors",  
454 *IEEE Trans. Nucl. Sci.*, vol. 58, no. 5, pp.2391-2400, Oct. 2011.
- 455 [] S. Bettarini, et al., "The SLIM5 low mass silicon tracker demonstrator",  
456 *NIM A* 623 (2010) 942-953
- 457 [] A. Gabrielli for the SLIM5 Collaboration, "On-chip fast data sparsification  
458 for a monolithic 4096-pixel device", *56(3)* art. no. 5075934 (2009) 1159-1162
- 459 [] R. Turchetta, *NIM A* 335 (1993) 44
- 460 [] M.Villa et al., *NIM A* 617 (2010)596
- 461 [] L. Fabbri et al.,*NIMA* 617 (2010)321
- 462 [] H.C. van der Bij, R.S. McLaren, O.Boyle, G. Rubin, *IEEE Trans. Nucl. Sci*  
463 *NS-44 (3) (1997) 398*
- 464 [] R. Cranfield, G. Crone, D. Francis et al, "The ATLAS Robin", *JINST* 3  
465 (2008) T01002

466 [] ATLAS Collaboration, “High Level Trigger data acquisition and control”,  
467 CERN/LHCC/2003-022, 2003