The SuperPix0 Small-Pitch Hybrid Pixel Detector with Fast Sparsified Digital Readout: Beam Test Results

S. Bettarini¹, G.F. Dalla Betta¹, D. Gamba¹, F. Giorgi¹, A. Lusiani¹, F. Morsani¹, N. Neri¹, E. Paoloni¹, B. Oberhof¹, L. Ratti¹, C. Sbarra¹', M. Villa¹, S. Valentinetti¹, L. Vitale¹, M. Chrząszcz¹

^aUniversitá degli Studi di Pisa and INFN-Pisa, L.go B. Pomtecorvo 3, 56127 Pisa, Italy b Universitá degli Studi di Pavia and INFN-Pavia, via Bassi 6, 27100 Pavia, Italy

 c Universitá degli Studi di Bologna and INFN-Bologna, via Irnerio 46, 40126, Bologna, Italy

 d Universitá degli Studi di Trieste and INFN-Trieste, Padriciano 99,34149 Trieste, Italy

^eUniversitá degli Studi di Milano and INFN-Milano, via Celoria 16, 20133 Milano, Italy ^fUniversitá degli Studi di Torino and INFN-Torino, via Giuria 1, 10125 Torino, Italy

 g Universitá degli Studi di Trento and INFN-Padova, via Sommarive 14, 38123 Povo di

Trento, Italy

^h Scuola Normale Superiore and INFN-Pisa, Piazza dei Cavalieri 7, 56126 Pisa, Italy i Institute of Nuclear Physics of the Polish Academy of Science, Cracow, Poland

Abstract

A prototype hybrid pixel detector with $50\times50 \ \mu m^2$ pixels, 200 μ m thick sensor and sparsified digital readout has been tested with a 120 GeV pion beam at the SPS H6 beam line at CERN. Both efficiency and resolution have been measured as a function of the discriminator threshold and the angle of incidence of the impinging particles. The capabilities of the custom data-push readout architecture have been tested as well. The viability of this technology for the full-luminosity upgrade of the layer 0 of the SuperB vertex detector is discussed.

Keywords: CMOS pixels, Charged particle tracking, Hybrid pixel detector, Data-push readout

1. Introduction

2 The SuperB B-Factory [?], a new concept asymmetric e^+e^- collider ded-

icated to heavy-flavour physics and expected to deliver unprecedented lumi-

4 nosities in excess of 10^{36} cm⁻²s⁻¹, has been funded by the Italian Ministry of

Preprint submitted to Nuclear Instruments and Methods A April 10, 2012

[∗]Corresponding author

 Education, University and Research in the framework of the 2011-2013 National Research Plan (Dec. 24 2010). Its reduced center-of-mass boost with respect to previous B-Factories (BaBar [?] and Belle [?]) asks for a factor two improve- ment on typical vertex resolutions to fully exploit the accelerator potential for new-physics discoveries. In addition, the high luminosity and large backgrounds expected at SuperB determine stringent requirements in terms of granularity, time resolution and radiation hardness of all subdetectors and in particular, the vertex detector which is the closest to the interaction point.

 The design of the SuperB Silicon Vertex Tracker follows the model of the BaBar SVT [?] but comprises both an extended coverage and an additional innermost layer, called layer 0, located at about 1.5 cm radius from the beam 17 line. The layer 0 should offer a low material budget to minimize multiple scat- tering so as to meet the requirements on vertex resolution, and must be provided **19 with a high-speed readout to minimize the acquisition dead-time. Intense R&D** studies on various emerging technologies have been carried out to address fur- ther requirements such as a small pitch to guarantee a hit resolution at the 22 level of 10 μ m and to limit detector occupancy, the capability to withstand 23 background hit-rates up to a few tens of MHz/cm^2 , large signal-to-noise ratio and low power dissipation. Standard high resistivity silicon detectors with short strips (striplets) will be used for the layer 0 during the first period of operation, when the luminosity will be gradually increased to reach the design value. In 27 fact, striplets offer a reasonably low material budget (about 0.2-0.3 $\%X_0$ for $28 \times 200-300 \mu m$ silicon thickness) together with the required hit resolution. How-²⁹ ever, the detector occupancy becomes unaffordable at background rates larger $_{\textbf{30}}$ than 5 MHz/cm² as expected at full luminosity, and a detector replacement is 31 already scheduled after the first period of running.

 This paper is focused on a prototype hybrid pixel detector named SuperPix0 ³⁴ and designed by the VIPIX collaboration as a first iteration step aimed at the development of a device to be used for the layer 0 upgrade.

 Hybrid pixel devices are a well established technology in HEP experiments. The fully depleted high-resistivity sensors and the read-out integrated circuits ³⁹ are built on different substrates and then connected via high density bump- bondings. Hybrid pixel sensors usually provide high signal-to-noise ratio, high $_{41}$ radiation tolerance and 100% fill factor. Furthermore, this technology offers the possibility to implement advanced in-pixel electronics such as low-noise ampli- cation, zero suppression and threshold tuning without the problem of cross-talk ⁴⁴ between the readout logic and the sensor. The relatively large amount of mate- rial they are made of represents a disadvantage in terms of probability of particle scattering, although a reduction of material budget may become possible with ⁴⁷ the latest technology improvements [?]. The main novelties of our approach 48 is the sensor pitch size $(50\times50 \text{ }\mu\text{m}^2)$ and thickness $(200 \text{ }\mu\text{m})$ as well as the custom front end chip architecture providing a sparsied and data-driven read-50 out. A prototype readout chip with 4096 cells arranged in a 32×128 matrix was submitted for fabrication in standard 130 nm CMOS technology by STMicro- electronics. The sensor was fabricated by FBK-IRST and interconnected with the readout chip by IZM.

54

⁵⁵ The paper is organized as follows:

⁵⁶ 2. The SuperPix0 Hybrid Detector

⁵⁷ 2.1. The High Resistivity Pixel Sensor

⁵⁸ Pixel sensors are made from n-type, Float Zone, high-resistivity silicon wafers, **s** with a thickness of 200 μ m and a nominal resistivity larger than 10 kΩcm. Sen- \bullet sors are of the "n-on-n" type and were fabricated at FBK (Trento, Italy) with 61 a double-sided technology [?]. N⁺ pixels are arranged in a 2d array of 32×128 62 elements with a pitch of 50 μ m in both X and Y directions, for a total active • area size of 10.24 μ m² . All around the pixels is a large n⁺ guard ring extending up to the cut-line. The electrical isolation between neighboring n^+ pixels has

36

 $\bullet\bullet\quad$ been obtained by means of a uniform p-spray implantation. A large p⁺ diode is on the bias side: it has the same size as the active area and is surrounded by 6 ⁶⁷ floating rings. From electrical tests performed on wafers before bump-bonding (and connecting the sensors from the bias side only with a probe on the diode and a probe on the scribe line [?]), the total leakage current is about 1 nA, the depletion voltage is about 10 V, and the breakdown voltage in the order of 70 V, due to a relatively high p-spray dose. The pixel capacitance has also been estimated from measurements performed on a special test structure, and the re- sulting values are in the order of 50 fF (i.e. close to the capacitance contribution expected from the bumps).

2.2. The Front End Cell

- The in-pixel analog electronics is made of a charge processor (shown in
- Fig. ??) where the sensor charge signal is amplified and compared to a chip-wide preset threshold by a discriminator. The in-pixel digital logic, which follows the

Figure 1: Block diagram of the analog front end electronics for the elementary cell of the SuperPix0 readout chip.

 γ comparator, stores the hit in an edge-triggered set reset flip-flop and notifies the ⁸⁰ periphery readout logic of the hit. The charge sensitive amplifier uses a single-81 ended folded cascode topology, which is a common choice for low-voltage, high ϵ_2 gain amplifiers. The 20 fF MOS feedback capacitor is discharged by a constant current which can be externally adjusted, giving an output pulse shape that is dependent upon the input charge. The peaking time increases with the collected

 charge and is in the order of 100 ns for 16000 electrons injected. The charge collected in the detector pixel reaches the preamplier input via the bump-bond connection. Alternatively, a calibration charge can be injected at the pream- plier input through a 10 fF internal injection capacitance so that threshold, noise and crosstalk measurements can be performed. The calibration voltage step is provided externally by a dedicated line. Channel selection is performed by means of a control section implemented in each pixel. This control block, which is a cell of a shift register, enables the injection of the charge through the calibration capacitance. Each pixel features a digital mask used to isolate single noisy channels. This mask is implemented in the readout logic. The in- put device (whose dimensions were chosen based on [?]) featuring an aspect ⁹⁶ ratio W/L=18/0.3 and a drain current of about 0.5 μ A, is biased in the weak inversion region. A non-minimum length has been chosen to avoid short channel eects. The PMOS current source in the input branch has been sized to have a smaller transconductance than the input transistor. For a detector capacitance $\frac{1}{100}$ of 100 fF, an equivalent noise charge of 150 e[−] rms was obtained from circuit simulations. The noise contribution arising from the leakage current can be neglected for the leakage current range considered in the simulations $(0-2 \text{ pA})$. 2 pA corresponds to ten times the anticipated leakage current for the pixel sen- sor. An overall input referred threshold dispersion of 350 e- rms was computed 105 from Monte-Carlo simulations. Since SuperPix0 is the first iteration step aimed at the development of a readout chip for small pitch hybrid pixel sensors, in this design only the main functionalities have been integrated in the pixel cell. Threshold dispersion is a crucial characteristic to be considered in order to meet ₁₀₉ the required specifications in terms of noise occupancy and efficiency. There- fore, circuits for in-pixel threshold ne-adjusting have to be implemented in the next version of the chip. The analog front end cell uses two power supplies. The analog supply (AVDD) is referenced to AGND, while the digital supply is referenced to DGND. Both supplies have a nominal operating value of 1.2 V. $_{114}$ Since single-ended amplifiers are sensitive to voltage fluctuations on the supply lines, the charge preamplier is connected to the AVDD. The threshold discrim inator and voltage references are connected to both the AVDD and AGND. The in-pixel digital logic is connected to the digital supply. The substrate of the transistors is connected to a separate net and merged to the analog ground at the border of the matrix. The SuperPix0 chip has been fabricated in a six metal level technology. Two levels of metal have been used to route the analog signals, two for the digital ones and two for distributing the analog and digital supplies. The supply lines, at the same time, shield the analog signals from the digital 123 activity. For nominal bias conditions the power consumption is about 1.5 μ W per channel. More details on the design of the analog front end chip can be found in the literature [?].

2.3. Digital Readout Architecture

 The SuperPix0 digital readout architecture is an evolution of the one adopted for the APSEL4D chip [?] and was originally designed to read out matrices ¹²⁹ of 320×256 pixels and sustain rates of 100 MHz/cm² . The same macro-pixel (MP) structure as described in [?] has been adopted, but with a different MP 131 shape: 2×8 pixel rectangles replace 4×4 pixel squares in order to minimize the matrix mean sweeping time (MST) in the presence of hit-clusters as expected in the data. A further parallelisation level is achieved by dividing the matrix in sub-matrices of 32×64 pixels and providing each sub-matrix with an indepen-135 dent readout and a local data buffer. A final output stage retrieves data from 136 all the readout buffers and compresses them into a single data stream. Hits are extracted from the matrix in a time-ordered way, which was not the case with the APSEL4D chip and which allows avoiding to add time information to each hit, thus reducing the total amount of data to be transferred. Finally, a new hit encoding algorithm is used that includes a data compression for clustered hits; in this way the output data band-width is signicantly reduced with a negligible increase of logic gates.

 Each MP is connected to the peripheral readout through two private lines used to send a hit information when at least one of the pixels in the MP is

Figure 2: Schematics of the digital readout architecture.

146 fired and to receive a "freeze" signal to prevent all the pixels within the MP from accepting further hits until the readout has been completed. The pe- ripheral readout includes a time counter (BCO) which is incremented at the frequency of a programmable clock dening the time resolution of the detector. Its value is used to provide a time-stamp to each event. Whenever the BCO counter is incremented, the MPs that have been hit during the previous time window are frozen and their hit-map is stored inside a FIFO together with the associated time stamp. The list of active MPs is then used to extract hits from the matrix in a time-ordered way. A 32-bit wide pixel data bus is shared by the rows and driven by the columns of the pixel matrix. For each BCO, the readout is performed only on the columns in the corresponding MP list, one column per readout-clock cycle (down to 6 ns) independently of the pixel occupancy. Only 158 pixels belonging to the fired MP are enabled to drive the corresponding lines of the pixel data bus. When compared to a continuous sweep over the matrix columns as performed with the APSEL4D chip, this technique slightly increases the mean pixel dead-time. On the other hand, simulations demonstrated that the rectangular MP geometry results in an overall improvement of performance 163 with respect to the APSEL architecture for any fixed number of hits.

A schematic of the perifery digital logic is shown in Fig ??. As in the

Figure 3: Photograph of the bump-bonded chip, the sensor matrix and the front end chip are visible as well as the bondings to the carrier.

 APSEL4D chip, the pixel data are encoded by the sparsier elements. They create a formatted list of all the hits found on the pixel data bus and write it into a dedicated memory element called barrel. This component is a FIFO mem- ory with multiple write ports (one for each word in the list) and a conventional 170 single output port. A data concentrator controls the flux of data preserving the time-sorting of the hits.

 Monte Carlo simulations have been performed on this architecture scaled to a 320×256 matrix in order to evaluate its performance. We measured efficiencies close to 98.5% running with a 60 MHz readout-clock (200 MHz on the output 176 bus) and starting from the assumption of a 100 MHz/cm² hit rate. Whilst 177 keeping in mind that the target time resolution for this architecture is 1 μ s, an 178 efficiency drop is observed with BCO lengths below 400 ns.

2.4. Chip Characterization

 Five chip matrices have been characterized in terms of noise, threshold dis- persion and gain in various laboratory tests before the nal trial on beam. The response of the sensors was analysed as well. A photograph of one of the front end chips connected by bump-bonding to the high resistivity pixel sensor matrix 184 of 200 μ m thickness is shown in Fig. ??. The first laboratory checks identified a marginal problem in the readout architecture that was investigated with ded-icated studies. A particular data acquisition conguration allowed the problem

chip	thr. disp. (e^-)		ENC (e^-) gain (mV/fC)
12	460 ± 30	71 ± 1	37.3
19	500 ± 30	85 ± 1	38.7
53	520 ± 30	77 ± 1	38.6
54	500 ± 30	77 ± 1	39.2
55	580 ± 30	$77 + 1$	36.9

Table 1: Lab characterization of the 5 chips tested during the test-beam.

 to be overcome, although the measurements were limited to 3% of the pixels of the matrix for each run. Time constraints allowed the characterization of the front end electronics of about 10-20% of the pixels in each matrix, depending on the chip. The absolute calibration of the gain of the chip matrix was per- formed by using the internal calibration circuit described in ??, which allowed the injection of charges from 0 to 12 fC in each preamplifier. An average gain 193 of 38 mV/fC was measured with a typical dispersion of about 6% inside the examined piece of matrix.

 Noise measurements and an evaluation of the threshold dispersion were per- formed by measuring the hit rate as a function of the discriminator threshold. 198 With a fit to the turn-on curve we obtain a pixel average equivalent noise charge 199 (ENC) of about 77 e^- with 15% dispersion inside the matrix, and a threshold ²⁰⁰ dispersion of about 500 e^- , which motivated the project of a threshold tuning circuit at pixel level for the next submission. Threshold dispersion, ENC and gain values for each of the 5 chips characterized in the laboratory are reported in Table ??.

 $_{204}$ Both beta (90 Sr) and gamma (Am) radioactive sources were used in order to test the sensor response and the interconnections between the pixel electronics and the sensor. The hit rate as seen from the sensor matrix when exposed to ⁹⁰Sr is shown in Fig.. ??. The illumination of the matrix is not uniform due to the collimation of the source. The two blank columns are due to a known

Figure 4: Hit rate (Hz) measured with chip 19 exposed to a ⁹⁰Sr source.

²⁰⁹ problem in the front end chip. All tested chips showed a very good quality of 210 the interconnections at 50 μ m pitch, as well as a responding sensor. Only four ²¹¹ channels out of more than 20 thousands showed interconnection problems.

²¹² 3. Beam Test Setup

213 Due to beam time constraints, only three out of the five aforementioned ²¹⁴ SuperPix0 chips were tested with beam. The beam test was carried out at ²¹⁵ CERN, at the SPS H6 beam line delivering 120 GeV pions in spills lasting 9.5 s ²¹⁶ and separated by about 40 s. In the region of the experimental setup the beam ²¹⁷ was characterized by widths of about 8 and 4 mm rms on the horizontal and 218 vertical planes, respectively. As a reference telescope six planes of 2×2 cm², ₂₁₉ double-sided silicon strip detector with 25 μ m strip pitch on the p-side and 220 50 μ m pitch on the n-side [?] were used. The readout pitch was 50 μ m on $_{221}$ both sides. Three planes were placed before the devices under test (DUT), and ²²² three after them, at distances of 3.5 cm from each other and either 25 or 35 ₂₂₃ cm from the DUTs, depending on the configuration. All detectors were placed ²²⁴ on a custom motorized table with remote control. The reference telescope was ²²⁵ used both to trigger events and determine the impact point of tracks at the 226 DUT. One of the chips was used to study the dependence of the efficiency on ²²⁷ the angle of the impinging particles, whereas either one or two chips were put $_{228}$ in the beam line when studying the dependence of the efficiency on the value ²²⁹ of the discriminator threshold. The schematics of both setups are shown in Fig ²³⁰ ??.

Figure 5: Test beam setups with either one (left) or two (right) DUTs

4. Trigger and Data Acquisition

 The DAQ infrastructure is very similar to the one described in detail in [?]. The main elements are two programmable VME 9U EDRO (Event Dispatch and Read-Out) boards [? ?] organized in a master-slave conguration and responsible for programming the front end chips of both the telescope and the DUT. The master EDRO is connected to the first, third, fourth and last plane of the telescope. It generates and distributes to all elements both the readout and BCO clocks, as well as the triggers. These are based on hit multiplicity on each side of the telescope planes connected to the master. The slave is connected to the remaining planes of the telescope and to the DUT. Both EDRO boards act as event builder, packing time-ordered information from the telescope and the DUT in events that are then sent out via optical links (S-link [?]) to a Robin card [?] on a remote PC where they are written to disk. Online monitoring is performed on another PC complementing the DAQ system. The programmable ²⁴⁵ BCO clock defines the time resolution of the experiment by dividing the time in corresponding events. Its period can vary from 400 ns up to 500 μ m For all 247 data collected during the beam-test the BCO period was set to 5 μ m

 The DAQ software is built on the ATLAS TDAQ software infrastructure [?], which provides a complete environment with remote process control and 251 communication, finite-state-machine, inter-process messaging, online monitor- ing and histogramming as well as a textual database infrastructure for run and ₂₅₃ front end configuration. The team developed applications, plugins, configura tion and monitoring programs specic to our EDRO boards and information stored in the raw events.

 The analysis of the BCO information stored in each event allowed the DAQ rate to be measured, together with the DAQ dead-time, over the duration of each spill. A maximum acquisition rate in the order of 40 kHz was observed. ₂₆₀ The data acquisition was dead-time free for the first half of each spill, when 261 events could be buffered in the Robin card while waiting to be copied to disk. In the second half of each spill the DAQ rate was limited to roughly 20 kHz.

5. Collected Data Sample

 Trigger utilizzato; ulteriori richieste e loro ecienza dove applicabile; statis-tica di tutti gli eventi utilizzati per le varie analisi/risultati e per chip (tabella?)

6. Detector Performance

6.1. Silicon Telescope Alignment and Track Reconstruction

 For each event, we reconstruct tracks using the silicon telescope hits. We rely on the same track-reconstruction software that has been used for the analysis of a former test-beam [?]. For this analysis, the track finding algorithm has been improved to use a variable number of telescope planes, since we use now six planes whereas four were used in the past.

 Triggered events typically have just one track, with one hit for each of the two sides, for each of the 6 telescope planes. We set our reference frame with the z axis along the beam, the x axis in the horizontal plane and the y axis in the vertical plane, pointing up. The p-side silicon strips measure the u detector 277 coordinate along x, while the n-side strips measure the v detector coordinate along y. The reconstruction algorithm relies on the fact that the telescope planes ₂₇₉ have high efficiency and low noise, and that most triggered events contain just one track with all its related hits, with nothing else but a very small number of 281 noise hits. Adjacent fired strips are grouped in clusters, and the position of each

 cluster is calculated by weighting the strip positions with their measured charge. The clusters primarily consist of one or two strips, in similar proportions [?]. 284 For each silicon detector, each u hit is combined with each v hit on the other side to dene a space hit. All possible straight lines connecting the space-points of the two outer detectors are considered, together with the closest space-points in the intermediate detectors. The associated hits are tted to straight lines with 288 a minimum χ^2 fit, using roughly estimated hit uncertainties from the former data analyses [?].

²⁹⁰ In a first phase, we align the telescope planes using only events where a single $_{291}$ track is reconstructed, with hits on all sides of all planes within 1 mm in the xy 292 projection, without any requirement on the track χ^2 . The beam tracks have an 293 angular distribution that is close to normal incidence 5.0 ± 0.2 mRad in xz plane, 294 and 0.7 ± 0.2 mRad in the yz plane. In these conditions, the data permit the 295 alignment of the xy detector translations, and of the rotation angle around the 296 z axis, whereas there is no significant sensitivity to align the translations along z 297 and the rotations around x and y better that the nominal position uncertainties. ²⁹⁸ We assume that the first and the last telescope planes are positioned at their ²⁹⁹ nominal position, and we align the remaining planes by minimizing the resid-³⁰⁰ uals of the hits with respect to the extrapolated tted tracks. The alignment ³⁰¹ procedure is based on the measurements of the dependence of the mean residual 302 in the u and v views both from the u and v coordinates and is described in more

³⁰³ detail elsewhere [?]. ³⁰⁴ After the telescope alignment, we select events with just one track, with hits 305 on both sides of all six planes, and $P(\chi^2) \ge 10\%$. In a typical run, all these re-306 quirements correspond to an efficiency roughly around 50% of all logged events. ³⁰⁷ The resulting data-set has residuals distributions (averaged over all telescope ³⁰⁸ planes) which can be approximately tted with Gaussians with mean consistent 309 with zero and $\sigma = 5 \mu m$ and $\sigma = 9 \mu m$ in the x and y view, respectively. The μ ₃₁₀ p-side resolution is better because the presence of an additional floating strip ³¹¹ improves the uniformity of the charge splitting among the readout strips.

 $\frac{312}{100}$ The residual distributions of a typical run (Figure ??) show systematic effects

Figure 6: Example residual fit for track hits on the telescope silicon detectors, on the p-side (a) and on the n-side (b). The plots include the track fit hits residuals on all six planes combined. Because of the requirement on the track fit χ^2 probability, the residual distribution tails are truncated.

 that induce sizable deviations with respect to a Gaussian distribution. We could not nd evidence connecting the shapes of the residual distributions to mis-bonded channels or to the presence of insensitive strips. At any rate, the widths of the residual distributions on the telescope planes indicate that the μ ₃₁₇ extrapolation on the devices under test $(50 \,\mu\text{m-pitch hybrid pixels with digital})$ readout) are precise enough for the rest of the analysis.

319 6.2. Hybrid Pixels Efficiency

320 We study the efficiency of the device under test (DUT) as a function of the Δ ₃₂₁ angle of the track with respect to the normal to the detector (incidence angle θ), 322 and as a function of the threshold used in the digital comparator. In different 323 data-taking runs, the DUTs were rotated in order to change the angle from 0° to 324 70 \degree with respect to normal incidence, in the xz plane, and the thresholds were 325 varied from 730 to 820 DAC counts, corresponding to a range from about 12.5% ³²⁶ to 40.6% of a minimum ionizing particle (m.i.p.). Relatively high thresholds ³²⁷ were used in order to overcome data-acquisition limitations of the prototype ³²⁸ pixel detectors under test. In the following, the plots include the result of a

Figure 7: Example u -view residual fit for tracks hitting a hybrid pixel detector at normal incidence (a) and at $60°$ incidence angle (b). The residual is defined as the position of the reconstructed hit minus the extrapolated track position. The curve shows a Gaussian fit. This data was taken at a threshold corresponding to about 25% of a m.i.p.. The red vertical lines show the requirements on the residual to consider the hit associated to the extrapolated track.

³²⁹ coarse Monte Carlo simulation of the detector response, which is described in ³³⁰ the next section.

331 Hits are defined as clusters of fired pixels that are either adjacent or separated 332 by up to one non-fired pixel along either u or v. The cluster u (x) and v (y) 333 positions are set to the unweighted averages of the u and v positions of the fired ³³⁴ pixels.

³³⁵ To associate DUT hits to the extrapolated track, we study the residual dis-336 tributions. We first align the DUT position in x and y by measuring the mean 337 of the x and y residuals. No alignment is performed on the angle around the z ³³⁸ axis and on the other degrees of freedom. After alignment, we observe centered ³³⁹ and approximately Gaussian residual distributions with a negligible amount of ³⁴⁰ noise hits ??. The width of the residual distributions is driven by the DUT intrinsic resolution, which is nominally $50 \,\mu\text{m/s}$ √ 341 intrinsic resolution, which is nominally $50 \,\mu\text{m}/\sqrt{12} \approx 14.4 \,\mu\text{m}$ at normal inci-³⁴² dence and increases with the incidence angle because the track ionization affects ³⁴³ a larger number of pixels, some of which may more often be under threshold. $\frac{344}{4}$ From the geometry of 200 μ m thick sensors with 50 μ m pitch pixels, we expect

Figure 8: Dependence of the u -view residual distribution width from the track incidence angle for three pixel detectors under test. This data was taken at a threshold corresponding to about 25% of a m.i.p.. The plot also reports the result of a Monte Carlo simulation.

 M_5 that tracks at 60° affect an average of 8 pixels along the x coordinate, augmenting the nominal expected intrinsic resolution to about $400 \,\mu\text{m/s}$ √ **346** ing the nominal expected intrinsic resolution to about $400 \,\mu\text{m}/\sqrt{12} \approx 115 \,\mu\text{m}$. 347 Figure ?? reports the x residual width, as estimated by the σ of a Gaussian fit, ³⁴⁸ as a function of the track incidence angle for the three pixel sensors under test. **EXECUTE:** From $\theta = 0$ to $\theta = 70^{\circ}$, the width increases approximately from 10 μ m to 70 μ m, 350 while the y residual width increases from $15 \mu m$ to $19 \mu m$. The discrepancy be- $\frac{351}{100}$ tween the x and y residual widths at normal incidence is understood to originate ₃₅₂ from the different uncertainties of the track extrapolation in the horizontal and 353 vertical plane, caused by the different resolution of the silicon telescope.

³⁵⁴ We associate hits to extrapolated tracks by requiring that they are closer 355 than 4 times the (angle dependent) residual distribution width plus 60 μ m to 356 account for non-Gaussian tails caused by delta-rays. We measure the efficiency ³⁵⁷ by dividing the number of events with at least one associated hit by the total ³⁵⁸ number of tracks that extrapolate to the sensitive area of the DUTs. Due to ³⁵⁹ fabrication defects, the prototypes are insensitive on 4 pixel columns at the $\frac{360}{200}$ center of the wafers in the u-view: this area is excluded from the sensitive 361 area together with a safety margin corresponding to an additional 50 μ m pixel 362 spacing. To avoid border effects, we exclude from the sensitive area $50 \mu m$ from

Figure 9: Hit efficiency as a function of the track incidence angle for three pixel detectors under test. This data was taken at a threshold corresponding to about 25% of a m.i.p.. The plot also reports the result of a Monte Carlo simulation.

363 the top and the bottom and $150 \,\mu\text{m}$ from the left and the right borders of ³⁶⁴ the detector. We observe that the pixel detectors at non-zero track incidence ³⁶⁵ are inecient in an area where their aluminium frame intercepts the beam ³⁶⁶ particles before they reach the sensors. Although the extent of the effect along $\frac{367}{100}$ the x coordinate is well described by geometrical shadowing, the mechanism 368 that causes the observed inefficiency is not understood. As a consequence, ₃₆₉ the inefficient area related to the shadowing effect is also excluded in order to ₃₇₀ compute the efficiency. We obtain a Bayesan estimate of the efficiency and its 371 uncertainty using a Jeffreys' prior [?], and we find that there is no significant 372 deviation with respect to using the naive estimators $\epsilon = n/k$ and $\sigma^2(\epsilon) =$ 373 $n(n-k)/n^3$, where k denotes the number of hit-associated tracks and n the ³⁷⁴ number of tracks that extrapolate to the sensitive area of the sensors. Figure ?? 375 reports the efficiency as a function of the track incidence angle for the three ³⁷⁶ pixel sensors under test, for data recorded with a threshold of 770 DAC counts, 377 corresponding to a signal of $1/4$ of a m.i.p.. Figure ?? reports the efficiency ³⁷⁸ at normal incidence as a function of the threshold, which has been varied from 379 12.5% to 40.6% of the charge released by a m.i.p..

 380 The inefficiency distribution is uniform across the u and v coordinates and

Figure 10: Hit efficiency as a function of the threshold for normal-incidence tracks on three pixel detectors under test. The DAC counts correspond to a range from 12.5% to 40.6% of the charge released by a m.i.p..

₃₈₁ no insensitive pixel was found. We have investigated whether the inefficiency ³⁸² depends on the distance of the extrapolated track from the center of the pixel, 383 finding no evidence for such hypothesis. The pixel sensors are close to full effi-³⁸⁴ ciency for normal-incidence tracks at the reference threshold, which corresponds ³⁸⁵ to 25% of a m.i.p., but this threshold setting is not robust because we observe 386 significant reductions of efficiency for non-zero track incidence angles and, to a ³⁸⁷ minor extent, for thresholds larger than the reference one. When the track in-388 cidence angle increases, the amount of traversed silicon increases as $1/\cos\theta$ but $\frac{389}{100}$ the charge is split (along the *u*-view in this experimental setup) among a larger ³⁹⁰ number of pixels. The data indicate that there is a sizable probability that 391 all pixels affected by the track energy loss collect a charge below the reference ³⁹² threshold.

³⁹³ 7. Hybrid Pixels Response Modeling

 We have modeled the response of the detectors under test with partial suc- cess using a coarse Monte Carlo simulation, which includes the energy loss in ³⁹⁶ silicon with Landau fluctuations, the charge splitting among the geometrically interested pixels, and the presence of a threshold comparator. This simple model

Figure 11: Hit cluster multiplicity as a function of the track incidence angle for three pixel detectors under test. This data was taken at a threshold corresponding to about 25% of a m.i.p.. The plot also reports the result of a Monte Carlo simulation.

398 is unable to explain the $~0.5\%$ "irreducible" inefficiency at low thresholds and ³⁹⁹ normal incidence, which is understood as caused by the electronic readout chain ⁴⁰⁰ dead-time, but is able to model some of the data results.

⁴⁰¹ The simulation is most successful in modeling the efficiency dependence on ⁴⁰² the incidence angle (Figure ??), where it correctly simulates both the drop 403 for angles $\theta > 15^{\circ}$ and the moderate rise from 60° to 70°. The efficiency ⁴⁰⁴ dependence derives from the combination of two eects: the per-pixel collected ⁴⁰⁵ charge decreases, but the number of affected pixels increases. As a consequence, ₄₀₆ the probability that *all* the pixels are under threshold first increases and then ⁴⁰⁷ decreases.

408 The simulation does not appropriately simulate neither the efficiency de-⁴⁰⁹ pendence of the eciency from the threshold (Figure ??) nor how the number ⁴¹⁰ of pixels above threshold in a hit cluster varies with the track incidence angle $_{411}$ (Figure ??). The simulation models surprisingly well the increase of the u-view ⁴¹² residual distribution width with the angle (Figure ??).

8. Conclusions

 The VIPIX collaboration has tested three prototype hybrid pixel detectors with 120 GeV pions at the SPS H6 beam line at CERN. A telescope consisting of six double-sided silicon strip detectors was used to reconstruct the tracks that were used to evaluate the performance of the sensors under test. The eciency has been measured as a function of the track incidence angle and of the threshold used for the digital readout. Relatively high threshold settings 420 were used to overcome fabrication defects that were affecting the readout chain. ⁴²¹ From the width of the residual distributions, the detector resolution appears to be consistent with the expectation for a 50 μ m pitch pixel detector with digital readout.

⁴²⁴ The pixel hit efficiency for normal incidence tracks and with a threshold corresponding to the expected energy loss of 25% of a m.i.p. has been found to be about 99.5%, apparently mainly limited by the readout chain dead-time. On the other hand, a significant efficiency drop has been observed for incidence 428 angles larger than 15°, which is understood to be related to charge splitting among an increasing number of pixels. A coarse Monte Carlo simulation is able to partially model the features observed in the data and suggests that lowering $\frac{431}{10}$ the threshold to ∼13% of a m.i.p. would result in a sensor that is fully efficient at all incidence angles.

References

- [] The SuperB Conceptual Design Report, INFN/AE-07/02, SLAC-R-856,
- LAL 07-15. Available online at http://www.pi.infn.it/SuperB
- [] BaBar
- 437 || Belle
- 438 [] B. Aubert for the BABAR Collaboration The BABAR detector, Nucl. In-stum. Methods A479, 1-116, 2002.
- [] A. Human, Fabrication, Assembly and Evaluation of Cu-Cu Bump-Bond Arrays for Ultra-ne Pitch Hybridization and 3D Assembly, presented at Pixel 2008, September 22-26, 2008, Fermilab, Batavia (IL), USA [] N. Zorzi, et al., Fabrication and characterization of n-on-n silicon pixel d etectors compatible with the Medipix2 readout chip, Nucl. Instrum. Methods A, vol. 546 (2005) 46 [] F. Huegging, et al., " Design and test of pixel sensors for operation in se- vere radiation environments", Nuclear Instruments and Methods in Physics Research A 439 (2000) pp. 529-535 [] L. Ratti et al., Design of Time Invariant Analog Front-End Circuits for 450 Deep N-Well CMOS MAPS", IEEE Trans. Nucl. Sci., vol. 56, no. 4, pp. 2360-2373, Aug. 2009. [] G. Traversi, Charge Signal Processors in a 130 nm CMOS Technology for ⁴⁵³ the Sparse Readout of Small Pitch Monolithic and Hybrid Pixel Sensors", IEEE Trans. Nucl. Sci., vol. 58, no. 5, pp.2391-2400, Oct. 2011.
- 455 [] S. Bettarini, et al., "The SLIM5 low mass silicon tracker demonstrator", NIM A 623 (2010) 942-953
- 457 [] A. Gabrielli for the SLIM5 Collaboration, "On-chip fast data sparsification 458 for a monolithic 4096-pixel device", $56(3)$ art. no. 5075934 (2009) 1159-1162
- [] R, Turchetta, NIM A 335 (1993) 44
- [] M.Villa et al., NIM A 617 (2010)596
- [] L. Fabbri et al.,NIMA 617 (2010)321
- [] H.C. van der Bij, R.S. McLaren, O.Boyle, G. Rubin, IEEE Trans. Nucl. Sci NS-44 (3) (1997) 398
- ⁴⁶⁴ [] R. Cranfield, G. Crone, D. Francis et al, "The ATLAS Robin", JINST 3 (2008) T01002
- 466 [] ATLAS Collaboration, "High Level Trigger data acquisition and control",
- CERN/LHCC/2003-022, 2003