# The SuperPix0 Small-Pitch Hybrid Pixel Detector with Fast Sparsified Digital Readout: Beam Test Results

S. Bettarini<sup>1</sup>, G.F. Dalla Betta<sup>1</sup>, D. Gamba<sup>1</sup>, F. Giorgi<sup>1</sup>, A. Lusiani<sup>1</sup>,
F. Morsani<sup>1</sup>, N. Neri<sup>1</sup>, E. Paoloni<sup>1</sup>, B. Oberhof<sup>1</sup>, L. Ratti<sup>1</sup>, C. Sbarra<sup>1</sup>,
M. Villa<sup>1</sup>, S. Valentinetti<sup>1</sup>, L. Vitale<sup>1</sup>, M. Chrząszcz<sup>1</sup>

<sup>a</sup> Universitá degli Studi di Pisa and INFN-Pisa, L.go B. Pomtecorvo 3, 56127 Pisa, Italy <sup>b</sup> Universitá degli Studi di Pavia and INFN-Pavia, via Bassi 6, 27100 Pavia, Italy

<sup>c</sup> Universitá degli Studi di Bologna and INFN-Bologna, via Irnerio 46, 40126, Bologna, Italy

<sup>d</sup>Universitá degli Studi di Trieste and INFN-Trieste, Padriciano 99,34149 Trieste, Italy

<sup>e</sup> Universitá degli Studi di Milano and INFN-Milano, via Celoria 16, 20133 Milano, Italy

<sup>f</sup>Universitá degli Studi di Torino and INFN-Torino, via Giuria 1, 10125 Torino, Italy <sup>g</sup>Universitá degli Studi di Trento and INFN-Padova, via Sommarive 14, 38123 Povo di

Trento, Italy

<sup>h</sup> Scuola Normale Superiore and INFN-Pisa, Piazza dei Cavalieri 7, 56126 Pisa, Italy <sup>i</sup>Institute of Nuclear Physics of the Polish Academy of Science, Cracow, Poland

## Abstract

A prototype hybrid pixel detector with  $50 \times 50 \ \mu m^2$  pixels, 200  $\mu m$  thick sensor and sparsified digital readout has been tested with a 120 GeV pion beam at the SPS H6 beam line at CERN. Both efficiency and resolution have been measured as a function of the discriminator threshold and the angle of incidence of the impinging particles. The capabilities of the custom data-push readout architecture have been tested as well. The viability of this technology for the full-luminosity upgrade of the layer 0 of the SuperB vertex detector is discussed.

*Keywords:* CMOS pixels, Charged particle tracking, Hybrid pixel detector, Data-push readout

#### 1 1. Introduction

- <sup>2</sup> The SuperB B-Factory [?], a new concept asymmetric  $e^+e^-$  collider ded-
- <sup>3</sup> icated to heavy-flavour physics and expected to deliver unprecedented lumi-

<sup>4</sup> nosities in excess of  $10^{36}$  cm<sup>-2</sup>s<sup>-1</sup>, has been funded by the Italian Ministry of

Preprint submitted to Nuclear Instruments and Methods A

<sup>\*</sup>Corresponding author

Education, University and Research in the framework of the 2011-2013 National
Research Plan (Dec. 24 2010). Its reduced center-of-mass boost with respect to
previous B-Factories (BaBar [?] and Belle [?]) asks for a factor two improvement on typical vertex resolutions to fully exploit the accelerator potential for
new-physics discoveries. In addition, the high luminosity and large backgrounds
expected at SuperB determine stringent requirements in terms of granularity,
time resolution and radiation hardness of all subdetectors and in particular, the
vertex detector which is the closest to the interaction point.

13

The design of the SuperB Silicon Vertex Tracker follows the model of the 14 BaBar SVT [?] but comprises both an extended coverage and an additional 15 innermost layer, called layer 0, located at about 1.5 cm radius from the beam 16 line. The layer 0 should offer a low material budget to minimize multiple scat-17 tering so as to meet the requirements on vertex resolution, and must be provided 18 with a high-speed readout to minimize the acquisition dead-time. Intense R&D 19 studies on various emerging technologies have been carried out to address fur-20 ther requirements such as a small pitch to guarantee a hit resolution at the 21 level of 10  $\mu$ m and to limit detector occupancy, the capability to withstand 22 background hit-rates up to a few tens of MHz/cm<sup>2</sup>, large signal-to-noise ratio 23 and low power dissipation. Standard high resistivity silicon detectors with short 24 strips (striplets) will be used for the layer 0 during the first period of operation, 25 when the luminosity will be gradually increased to reach the design value. In fact, striplets offer a reasonably low material budget (about 0.2-0.3  $\% X_0$  for 27 200-300  $\mu$ m silicon thickness) together with the required hit resolution. How-28 ever, the detector occupancy becomes unaffordable at background rates larger 29 than 5  $MHz/cm^2$  as expected at full luminosity, and a detector replacement is 30 already scheduled after the first period of running. 31

32

This paper is focused on a prototype hybrid pixel detector named SuperPix0 and designed by the VIPIX collaboration as a first iteration step aimed at the development of a device to be used for the layer 0 upgrade.

Hybrid pixel devices are a well established technology in HEP experiments. 37 The fully depleted high-resistivity sensors and the read-out integrated circuits 38 are built on different substrates and then connected via high density bump-39 bondings. Hybrid pixel sensors usually provide high signal-to-noise ratio, high 40 radiation tolerance and 100% fill factor. Furthermore, this technology offers the 41 possibility to implement advanced in-pixel electronics such as low-noise amplifi-42 cation, zero suppression and threshold tuning without the problem of cross-talk between the readout logic and the sensor. The relatively large amount of mate-44 rial they are made of represents a disadvantage in terms of probability of particle 45 scattering, although a reduction of material budget may become possible with 46 the latest technology improvements [?]. The main novelties of our approach 47 is the sensor pitch size  $(50 \times 50 \ \mu m^2)$  and thickness  $(200 \ \mu m)$  as well as the custom front end chip architecture providing a sparsified and data-driven read-49 out. A prototype readout chip with 4096 cells arranged in a  $32 \times 128$  matrix was 50 submitted for fabrication in standard 130 nm CMOS technology by STMicro-51 electronics. The sensor was fabricated by FBK-IRST and interconnected with 52 the readout chip by IZM. 53

54

<sup>55</sup> The paper is organized as follows:

# 56 2. The SuperPix0 Hybrid Detector

#### 57 2.1. The High Resistivity Pixel Sensor

<sup>58</sup> Pixel sensors are made from n-type, Float Zone, high-resistivity silicon wafers, <sup>59</sup> with a thickness of 200  $\mu$ m and a nominal resistivity larger than 10 kΩcm. Sen-<sup>60</sup> sors are of the "n-on-n" type and were fabricated at FBK (Trento, Italy) with <sup>61</sup> a double-sided technology [?]. N<sup>+</sup> pixels are arranged in a 2d array of 32×128 <sup>62</sup> elements with a pitch of 50  $\mu$ m in both X and Y directions, for a total active <sup>63</sup> area size of 10.24  $\mu$ m<sup>2</sup>. All around the pixels is a large n<sup>+</sup> guard ring extending <sup>64</sup> up to the cut-line. The electrical isolation between neighboring n<sup>+</sup> pixels has

36

been obtained by means of a uniform p-spray implantation. A large p<sup>+</sup> diode is 65 on the bias side: it has the same size as the active area and is surrounded by 666 floating rings. From electrical tests performed on wafers before bump-bonding 67 (and connecting the sensors from the bias side only with a probe on the diode 68 and a probe on the scribe line [? ]), the total leakage current is about 1 nA, 69 the depletion voltage is about 10 V, and the breakdown voltage in the order of 70 70 V, due to a relatively high p-spray dose. The pixel capacitance has also been 71 estimated from measurements performed on a special test structure, and the re-72 sulting values are in the order of 50 fF (i.e. close to the capacitance contribution 73 expected from the bumps). 74

75 2.2. The Front End Cell

The in-pixel analog electronics is made of a charge processor (shown in

Fig. ??) where the sensor charge signal is amplified and compared to a chip-wide preset threshold by a discriminator. The in-pixel digital logic, which follows the



Figure 1: Block diagram of the analog front end electronics for the elementary cell of the SuperPix0 readout chip.

78

comparator, stores the hit in an edge-triggered set reset flip-flop and notifies the
periphery readout logic of the hit. The charge sensitive amplifier uses a singleended folded cascode topology, which is a common choice for low-voltage, high
gain amplifiers. The 20 fF MOS feedback capacitor is discharged by a constant
current which can be externally adjusted, giving an output pulse shape that is
dependent upon the input charge. The peaking time increases with the collected

charge and is in the order of 100 ns for 16000 electrons injected. The charge 85 collected in the detector pixel reaches the preamplifier input via the bump-bond 86 connection. Alternatively, a calibration charge can be injected at the preamplifier input through a 10 fF internal injection capacitance so that threshold, 88 noise and crosstalk measurements can be performed. The calibration voltage 89 step is provided externally by a dedicated line. Channel selection is performed 90 by means of a control section implemented in each pixel. This control block, 91 which is a cell of a shift register, enables the injection of the charge through 92 the calibration capacitance. Each pixel features a digital mask used to isolate 93 single noisy channels. This mask is implemented in the readout logic. The in-94 put device (whose dimensions were chosen based on [?]) featuring an aspect 95 ratio W/L=18/0.3 and a drain current of about 0.5  $\mu$ A, is biased in the weak inversion region. A non-minimum length has been chosen to avoid short channel 97 effects. The PMOS current source in the input branch has been sized to have a 98 smaller transconductance than the input transistor. For a detector capacitance 99 of 100 fF, an equivalent noise charge of 150 e<sup>-</sup> rms was obtained from circuit 100 simulations. The noise contribution arising from the leakage current can be 101 neglected for the leakage current range considered in the simulations (0-2 pA). 102 pA corresponds to ten times the anticipated leakage current for the pixel sen-103 sor. An overall input referred threshold dispersion of 350 e- rms was computed 104 from Monte-Carlo simulations. Since SuperPix0 is the first iteration step aimed 105 at the development of a readout chip for small pitch hybrid pixel sensors, in 106 this design only the main functionalities have been integrated in the pixel cell. 107 Threshold dispersion is a crucial characteristic to be considered in order to meet 108 the required specifications in terms of noise occupancy and efficiency. There-109 fore, circuits for in-pixel threshold fine-adjusting have to be implemented in the 110 next version of the chip. The analog front end cell uses two power supplies. 111 The analog supply (AVDD) is referenced to AGND, while the digital supply is 112 referenced to DGND. Both supplies have a nominal operating value of 1.2 V. 113 Since single-ended amplifiers are sensitive to voltage fluctuations on the supply 114 lines, the charge preamplifier is connected to the AVDD. The threshold discrim-115

inator and voltage references are connected to both the AVDD and AGND. The 116 in-pixel digital logic is connected to the digital supply. The substrate of the 117 transistors is connected to a separate net and merged to the analog ground at 118 the border of the matrix. The SuperPix0 chip has been fabricated in a six metal 119 level technology. Two levels of metal have been used to route the analog signals, 120 two for the digital ones and two for distributing the analog and digital supplies. 121 The supply lines, at the same time, shield the analog signals from the digital 122 activity. For nominal bias conditions the power consumption is about 1.5  $\mu W$ 123 per channel. More details on the design of the analog front end chip can be 124 found in the literature [?]. 125

#### 126 2.3. Digital Readout Architecture

The SuperPix0 digital readout architecture is an evolution of the one adopted 127 for the APSEL4D chip [?] and was originally designed to read out matrices 128 of  $320 \times 256$  pixels and sustain rates of 100 MHz/cm<sup>2</sup> . The same macro-pixel 129 (MP) structure as described in [?] has been adopted, but with a different MP 130 shape:  $2 \times 8$  pixel rectangles replace  $4 \times 4$  pixel squares in order to minimize the 131 matrix mean sweeping time (MST) in the presence of hit-clusters as expected 132 in the data. A further parallelisation level is achieved by dividing the matrix in 133 sub-matrices of  $32 \times 64$  pixels and providing each sub-matrix with an indepen-134 dent readout and a local data buffer. A final output stage retrieves data from 135 all the readout buffers and compresses them into a single data stream. Hits are 136 extracted from the matrix in a time-ordered way, which was not the case with 137 the APSEL4D chip and which allows avoiding to add time information to each 138 hit, thus reducing the total amount of data to be transferred. Finally, a new hit 139 encoding algorithm is used that includes a data compression for clustered hits; 140 in this way the output data band-width is significantly reduced with a negligible 141 increase of logic gates. 142

143

Each MP is connected to the peripheral readout through two private lines used to send a "hit" information when at least one of the pixels in the MP is



Figure 2: Schematics of the digital readout architecture.

fired and to receive a "freeze" signal to prevent all the pixels within the MP 146 from accepting further hits until the readout has been completed. The pe-147 ripheral readout includes a time counter (BCO) which is incremented at the 148 frequency of a programmable clock defining the time resolution of the detector. 149 Its value is used to provide a time-stamp to each event. Whenever the BCO 150 counter is incremented, the MPs that have been hit during the previous time 151 window are frozen and their hit-map is stored inside a FIFO together with the 152 associated time stamp. The list of active MPs is then used to extract hits from 153 the matrix in a time-ordered way. A 32-bit wide pixel data bus is shared by the 154 rows and driven by the columns of the pixel matrix. For each BCO, the readout 155 is performed only on the columns in the corresponding MP list, one column per 156 readout-clock cycle (down to 6 ns) independently of the pixel occupancy. Only 157 pixels belonging to the fired MP are enabled to drive the corresponding lines 158 of the pixel data bus. When compared to a continuous sweep over the matrix 159 columns as performed with the APSEL4D chip, this technique slightly increases 160 the mean pixel dead-time. On the other hand, simulations demonstrated that 161 the rectangular MP geometry results in an overall improvement of performance 162 with respect to the APSEL architecture for any fixed number of hits. 163

164

165

A schematic of the perifery digital logic is shown in Fig ??. As in the



Figure 3: Photograph of the bump-bonded chip, the sensor matrix and the front end chip are visible as well as the bondings to the carrier.

APSEL4D chip, the pixel data are encoded by the sparsifier elements. They create a formatted list of all the hits found on the pixel data bus and write it into a dedicated memory element called barrel. This component is a FIFO memory with multiple write ports (one for each word in the list) and a conventional single output port. A data concentrator controls the flux of data preserving the time-sorting of the hits.

172

Monte Carlo simulations have been performed on this architecture scaled to a  $320 \times 256$  matrix in order to evaluate its performance. We measured efficiencies close to 98.5% running with a 60 MHz readout-clock (200 MHz on the output bus) and starting from the assumption of a 100 MHz/cm<sup>2</sup> hit rate. Whilst keeping in mind that the target time resolution for this architecture is 1  $\mu$ s, an efficiency drop is observed with BCO lengths below 400 ns.

### 179 2.4. Chip Characterization

Five chip matrices have been characterized in terms of noise, threshold dispersion and gain in various laboratory tests before the final trial on beam. The response of the sensors was analysed as well. A photograph of one of the front end chips connected by bump-bonding to the high resistivity pixel sensor matrix of 200  $\mu$ m thickness is shown in Fig. ??. The first laboratory checks identified a marginal problem in the readout architecture that was investigated with dedicated studies. A particular data acquisition configuration allowed the problem

chip	thr. disp. $(e^-)$	ENC $(e^-)$	gain $(mV/fC)$
12	$460\pm30$	$71\pm1$	37.3
19	$500 \pm 30$	$85\pm1$	38.7
53	$520 \pm 30$	$77\pm1$	38.6
54	$500 \pm 30$	$77\pm1$	39.2
55	$580 \pm 30$	$77\pm1$	36.9

Table 1: Lab characterization of the 5 chips tested during the test-beam.

to be overcome, although the measurements were limited to 3% of the pixels of 187 the matrix for each run. Time constraints allowed the characterization of the 188 front end electronics of about 10-20% of the pixels in each matrix, depending 189 on the chip. The absolute calibration of the gain of the chip matrix was per-190 formed by using the internal calibration circuit described in ??, which allowed 191 the injection of charges from 0 to 12 fC in each preamplifier. An average gain 192 of 38 mV/fC was measured with a typical dispersion of about 6% inside the 193 examined piece of matrix. 194

195

Noise measurements and an evaluation of the threshold dispersion were per-196 formed by measuring the hit rate as a function of the discriminator threshold. 197 With a fit to the turn-on curve we obtain a pixel average equivalent noise charge 198 (ENC) of about 77  $e^-$  with 15% dispersion inside the matrix, and a threshold 199 dispersion of about 500  $e^-$ , which motivated the project of a threshold tuning 200 circuit at pixel level for the next submission. Threshold dispersion, ENC and 201 gain values for each of the 5 chips characterized in the laboratory are reported 202 in Table ??. 203

Both beta (<sup>90</sup>Sr) and gamma (Am) radioactive sources were used in order to test the sensor response and the interconnections between the pixel electronics and the sensor. The hit rate as seen from the sensor matrix when exposed to <sup>90</sup>Sr is shown in Fig. ??. The illumination of the matrix is not uniform due to the collimation of the source. The two blank columns are due to a known



Figure 4: Hit rate (Hz) measured with chip 19 exposed to a  $^{90}\mathrm{Sr}$  source.

<sup>209</sup> problem in the front end chip. All tested chips showed a very good quality of <sup>210</sup> the interconnections at 50  $\mu$ m pitch, as well as a responding sensor. Only four <sup>211</sup> channels out of more than 20 thousands showed interconnection problems.

# 212 3. Beam Test Setup

Due to beam time constraints, only three out of the five aforementioned 21 3 SuperPix0 chips were tested with beam. The beam test was carried out at 214 CERN, at the SPS H6 beam line delivering 120 GeV pions in spills lasting 9.5 s 215 and separated by about 40 s. In the region of the experimental setup the beam 216 was characterized by widths of about 8 and 4 mm rms on the horizontal and 217 vertical planes, respectively. As a reference telescope six planes of  $2 \times 2$  cm<sup>2</sup>, 218 double-sided silicon strip detector with 25  $\mu$ m strip pitch on the p-side and 219 50  $\mu$ m pitch on the n-side [?] were used. The readout pitch was 50  $\mu$ m on 220 both sides. Three planes were placed before the devices under test (DUT), and 221 three after them, at distances of 3.5 cm from each other and either 25 or 35 222 cm from the DUTs, depending on the configuration. All detectors were placed 223 on a custom motorized table with remote control. The reference telescope was 224 used both to trigger events and determine the impact point of tracks at the 225 DUT. One of the chips was used to study the dependence of the efficiency on 226 the angle of the impinging particles, whereas either one or two chips were put 227 in the beam line when studying the dependence of the efficiency on the value 228 of the discriminator threshold. The schematics of both setups are shown in Fig 229 ??. 230

Figure 5: Test beam setups with either one (left) or two (right) DUTs

## 231 4. Trigger and Data Acquisition

The DAQ infrastructure is very similar to the one described in detail in [? 232 1. The main elements are two programmable VME 9U EDRO (Event Dispatch 233 and Read-Out) boards [? ? ] organized in a master-slave configuration and 234 responsible for programming the front end chips of both the telescope and the 235 DUT. The master EDRO is connected to the first, third, fourth and last plane of 236 the telescope. It generates and distributes to all elements both the readout and 237 BCO clocks, as well as the triggers. These are based on hit multiplicity on each 238 side of the telescope planes connected to the master. The slave is connected to 239 the remaining planes of the telescope and to the DUT. Both EDRO boards act 240 as event builder, packing time-ordered information from the telescope and the 241 DUT in events that are then sent out via optical links (S-link [?]) to a Robin 24 2 card [?] on a remote PC where they are written to disk. Online monitoring is 24 3 performed on another PC complementing the DAQ system. The programmable 244 BCO clock defines the time resolution of the experiment by dividing the time 245 in corresponding events. Its period can vary from 400 ns up to 500  $\mu$ m For all 246 data collected during the beam-test the BCO period was set to 5  $\mu$ m<sup>·</sup> 247

248

The DAQ software is built on the ATLAS TDAQ software infrastructure [?], which provides a complete environment with remote process control and communication, finite-state-machine, inter-process messaging, online monitoring and histogramming as well as a textual database infrastructure for run and front end configuration. The team developed applications, plugins, configuration and monitoring programs specific to our EDRO boards and information stored in the raw events.

256

The analysis of the BCO information stored in each event allowed the DAQ rate to be measured, together with the DAQ dead-time, over the duration of each spill. A maximum acquisition rate in the order of 40 kHz was observed. The data acquisition was dead-time free for the first half of each spill, when events could be buffered in the Robin card while waiting to be copied to disk. In the second half of each spill the DAQ rate was limited to roughly 20 kHz.

# <sup>263</sup> 5. Collected Data Sample

Trigger utilizzato; ulteriori richieste e loro efficienza dove applicabile; statistica di tutti gli eventi utilizzati per le varie analisi/risultati e per chip (tabella?)

### **266** 6. Detector Performance

#### 267 6.1. Silicon Telescope Alignment and Track Reconstruction

For each event, we reconstruct tracks using the silicon telescope hits. We rely on the same track-reconstruction software that has been used for the analysis of a former test-beam [?]. For this analysis, the track finding algorithm has been improved to use a variable number of telescope planes, since we use now six planes whereas four were used in the past.

Triggered events typically have just one track, with one hit for each of the 273 two sides, for each of the 6 telescope planes. We set our reference frame with 274 the z axis along the beam, the x axis in the horizontal plane and the y axis in 275 the vertical plane, pointing up. The p-side silicon strips measure the u detector 276 coordinate along x, while the *n*-side strips measure the v detector coordinate 277 along y. The reconstruction algorithm relies on the fact that the telescope planes 278 have high efficiency and low noise, and that most triggered events contain just 279 one track with all its related hits, with nothing else but a very small number of 280 noise hits. Adjacent fired strips are grouped in clusters, and the position of each 281

cluster is calculated by weighting the strip positions with their measured charge. 282 The clusters primarily consist of one or two strips, in similar proportions [?]. 283 For each silicon detector, each u hit is combined with each v hit on the other side 284 to define a space hit. All possible straight lines connecting the space-points of 285 the two outer detectors are considered, together with the closest space-points in 286 the intermediate detectors. The associated hits are fitted to straight lines with 287 a minimum  $\chi^2$  fit, using roughly estimated hit uncertainties from the former 288 data analyses [? ]. 289

In a first phase, we align the telescope planes using only events where a single 290 track is reconstructed, with hits on all sides of all planes within 1 mm in the xy291 projection, without any requirement on the track  $\chi^2$ . The beam tracks have an 292 angular distribution that is close to normal incidence  $5.0\pm0.2$  mRad in xz plane, 293 and  $0.7 \pm 0.2$  mRad in the yz plane. In these conditions, the data permit the 294 alignment of the xy detector translations, and of the rotation angle around the 295 z axis, whereas there is no significant sensitivity to align the translations along z 296 and the rotations around x and y better that the nominal position uncertainties. 297

We assume that the first and the last telescope planes are positioned at their nominal position, and we align the remaining planes by minimizing the residuals of the hits with respect to the extrapolated fitted tracks. The alignment procedure is based on the measurements of the dependence of the mean residual in the u and v views both from the u and v coordinates and is described in more detail elsewhere [?].

After the telescope alignment, we select events with just one track, with hits 304 on both sides of all six planes, and  $P(\chi^2) \ge 10\%$ . In a typical run, all these re-305 quirements correspond to an efficiency roughly around 50% of all logged events. 306 The resulting data-set has residuals distributions (averaged over all telescope 307 planes) which can be approximately fitted with Gaussians with mean consistent 308 with zero and  $\sigma = 5 \,\mu\text{m}$  and  $\sigma = 9 \,\mu\text{m}$  in the x and y view, respectively. The 309 *p*-side resolution is better because the presence of an additional floating strip 310 improves the uniformity of the charge splitting among the readout strips. 311

The residual distributions of a typical run (Figure ??) show systematic effects



Figure 6: Example residual fit for track hits on the telescope silicon detectors, on the p-side (a) and on the n-side (b). The plots include the track fit hits residuals on all six planes combined. Because of the requirement on the track fit  $\chi^2$  probability, the residual distribution tails are truncated.

that induce sizable deviations with respect to a Gaussian distribution. We could not find evidence connecting the shapes of the residual distributions to mis-bonded channels or to the presence of insensitive strips. At any rate, the widths of the residual distributions on the telescope planes indicate that the extrapolation on the devices under test (50  $\mu$ m-pitch hybrid pixels with digital readout) are precise enough for the rest of the analysis.

#### 319 6.2. Hybrid Pixels Efficiency

We study the efficiency of the device under test (DUT) as a function of the 320 angle of the track with respect to the normal to the detector (incidence angle  $\theta$ ), 321 and as a function of the threshold used in the digital comparator. In different 322 data-taking runs, the DUTs were rotated in order to change the angle from 0° to 323  $70^{\circ}$  with respect to normal incidence, in the xz plane, and the thresholds were 324 varied from 730 to 820 DAC counts, corresponding to a range from about 12.5%325 to 40.6% of a minimum ionizing particle (m.i.p.). Relatively high thresholds 326 were used in order to overcome data-acquisition limitations of the prototype 327 pixel detectors under test. In the following, the plots include the result of a 328



Figure 7: Example *u*-view residual fit for tracks hitting a hybrid pixel detector at normal incidence (a) and at  $60^{\circ}$  incidence angle (b). The residual is defined as the position of the reconstructed hit minus the extrapolated track position. The curve shows a Gaussian fit. This data was taken at a threshold corresponding to about 25% of a m.i.p.. The red vertical lines show the requirements on the residual to consider the hit associated to the extrapolated track.

<sup>329</sup> coarse Monte Carlo simulation of the detector response, which is described inthe next section.

Hits are defined as clusters of fired pixels that are either adjacent or separated by up to one non-fired pixel along either u or v. The cluster u (x) and v (y)positions are set to the unweighted averages of the <math>u and v positions of the fired pixels.

To associate DUT hits to the extrapolated track, we study the residual dis-335 tributions. We first align the DUT position in x and y by measuring the mean 336 of the x and y residuals. No alignment is performed on the angle around the z337 axis and on the other degrees of freedom. After alignment, we observe centered 338 and approximately Gaussian residual distributions with a negligible amount of 339 noise hits ??. The width of the residual distributions is driven by the DUT 340 intrinsic resolution, which is nominally  $50 \,\mu m / \sqrt{12} \approx 14.4 \,\mu m$  at normal inci-341 dence and increases with the incidence angle because the track ionization affects 34 2 a larger number of pixels, some of which may more often be under threshold. 343 From the geometry of  $200 \,\mu\text{m}$  thick sensors with  $50 \,\mu\text{m}$  pitch pixels, we expect 344



Figure 8: Dependence of the u-view residual distribution width from the track incidence angle for three pixel detectors under test. This data was taken at a threshold corresponding to about 25% of a m.i.p.. The plot also reports the result of a Monte Carlo simulation.

that tracks at  $60^{\circ}$  affect an average of 8 pixels along the x coordinate, augment-34 ! ing the nominal expected intrinsic resolution to about  $400 \,\mu m / \sqrt{12} \approx 115 \,\mu m$ . 346 Figure ?? reports the x residual width, as estimated by the  $\sigma$  of a Gaussian fit, 347 as a function of the track incidence angle for the three pixel sensors under test. 348 From  $\theta = 0$  to  $\theta = 70^{\circ}$ , the width increases approximately from 10  $\mu$ m to 70  $\mu$ m, 349 while the y residual width increases from  $15 \,\mu\text{m}$  to  $19 \,\mu\text{m}$ . The discrepancy be-35 C tween the x and y residual widths at normal incidence is understood to originate 351 from the different uncertainties of the track extrapolation in the horizontal and 352 vertical plane, caused by the different resolution of the silicon telescope. 353

We associate hits to extrapolated tracks by requiring that they are closer 354 than 4 times the (angle dependent) residual distribution width plus  $60 \,\mu m$  to 355 account for non-Gaussian tails caused by delta-rays. We measure the efficiency 356 by dividing the number of events with at least one associated hit by the total 357 number of tracks that extrapolate to the sensitive area of the DUTs. Due to 358 fabrication defects, the prototypes are insensitive on 4 pixel columns at the 359 center of the wafers in the *u*-view: this area is excluded from the sensitive 360 area together with a safety margin corresponding to an additional 50  $\mu$ m pixel 361 spacing. To avoid border effects, we exclude from the sensitive area  $50 \,\mu \text{m}$  from 362



Figure 9: Hit efficiency as a function of the track incidence angle for three pixel detectors under test. This data was taken at a threshold corresponding to about 25% of a m.i.p.. The plot also reports the result of a Monte Carlo simulation.

the top and the bottom and  $150\,\mu m$  from the left and the right borders of 363 the detector. We observe that the pixel detectors at non-zero track incidence 364 are inefficient in an area where their aluminium frame intercepts the beam 365 particles before they reach the sensors. Although the extent of the effect along 366 the x coordinate is well described by geometrical shadowing, the mechanism 367 that causes the observed inefficiency is not understood. As a consequence, 368 the inefficient area related to the shadowing effect is also excluded in order to 369 compute the efficiency. We obtain a Bayesan estimate of the efficiency and its 370 uncertainty using a Jeffreys' prior [?], and we find that there is no significant 371 deviation with respect to using the naive estimators  $\epsilon = n/k$  and  $\sigma^2(\epsilon) =$ 372  $n(n-k)/n^3$ , where k denotes the number of hit-associated tracks and n the 373 number of tracks that extrapolate to the sensitive area of the sensors. Figure ?? 374 reports the efficiency as a function of the track incidence angle for the three 375 pixel sensors under test, for data recorded with a threshold of 770 DAC counts, 376 corresponding to a signal of 1/4 of a m.i.p.. Figure ?? reports the efficiency 377 at normal incidence as a function of the threshold, which has been varied from 378 12.5% to 40.6% of the charge released by a m.i.p.. 379

380

The inefficiency distribution is uniform across the u and v coordinates and



Figure 10: Hit efficiency as a function of the threshold for normal-incidence tracks on three pixel detectors under test. The DAC counts correspond to a range from 12.5% to 40.6% of the charge released by a m.i.p..

no insensitive pixel was found. We have investigated whether the inefficiency 381 depends on the distance of the extrapolated track from the center of the pixel, 382 finding no evidence for such hypothesis. The pixel sensors are close to full effi-383 ciency for normal-incidence tracks at the reference threshold, which corresponds 384 to 25% of a m.i.p., but this threshold setting is not robust because we observe 385 significant reductions of efficiency for non-zero track incidence angles and, to a 386 minor extent, for thresholds larger than the reference one. When the track in-387 cidence angle increases, the amount of traversed silicon increases as  $1/\cos\theta$  but 388 the charge is split (along the u-view in this experimental setup) among a larger 389 number of pixels. The data indicate that there is a sizable probability that 390 all pixels affected by the track energy loss collect a charge below the reference 391 threshold. 392

# 393 7. Hybrid Pixels Response Modeling

We have modeled the response of the detectors under test with partial success using a coarse Monte Carlo simulation, which includes the energy loss in silicon with Landau fluctuations, the charge splitting among the geometrically interested pixels, and the presence of a threshold comparator. This simple model



Figure 11: Hit cluster multiplicity as a function of the track incidence angle for three pixel detectors under test. This data was taken at a threshold corresponding to about 25% of a m.i.p.. The plot also reports the result of a Monte Carlo simulation.

is unable to explain the  $\sim 0.5\%$  "irreducible" inefficiency at low thresholds and normal incidence, which is understood as caused by the electronic readout chain dead-time, but is able to model some of the data results.

The simulation is most successful in modeling the efficiency dependence on the incidence angle (Figure ??), where it correctly simulates both the drop for angles  $\theta > 15^{\circ}$  and the moderate rise from 60° to 70°. The efficiency dependence derives from the combination of two effects: the per-pixel collected charge decreases, but the number of affected pixels increases. As a consequence, the probability that *all* the pixels are under threshold first increases and then decreases.

The simulation does not appropriately simulate neither the efficiency dependence of the efficiency from the threshold (Figure ??) nor how the number of pixels above threshold in a hit cluster varies with the track incidence angle (Figure ??). The simulation models surprisingly well the increase of the *u*-view residual distribution width with the angle (Figure ??).

## 413 8. Conclusions

The VIPIX collaboration has tested three prototype hybrid pixel detectors 414 with 120 GeV pions at the SPS H6 beam line at CERN. A telescope consisting 415 of six double-sided silicon strip detectors was used to reconstruct the tracks 416 that were used to evaluate the performance of the sensors under test. The 417 efficiency has been measured as a function of the track incidence angle and of 418 the threshold used for the digital readout. Relatively high threshold settings 419 were used to overcome fabrication defects that were affecting the readout chain. 420 From the width of the residual distributions, the detector resolution appears 421 to be consistent with the expectation for a  $50\,\mu\text{m}$  pitch pixel detector with digital 422 readout. 423

The pixel hit efficiency for normal incidence tracks and with a threshold 424 corresponding to the expected energy loss of 25% of a m.i.p. has been found 425 to be about 99.5%, apparently mainly limited by the readout chain dead-time. 426 On the other hand, a significant efficiency drop has been observed for incidence 427 angles larger than 15°, which is understood to be related to charge splitting 428 among an increasing number of pixels. A coarse Monte Carlo simulation is able 429 to partially model the features observed in the data and suggests that lowering 430 the threshold to  $\sim 13\%$  of a m.i.p. would result in a sensor that is fully efficient 431 at all incidence angles. 432

### 433 References

- 434 [] The SuperB Conceptual Design Report, INFN/AE-07/02, SLAC-R-856,
- 435 LAL 07-15. Available online at http://www.pi.infn.it/SuperB
- 436 [] BaBar
- 437 [] Belle
- [] B. Aubert for the BABAR Collaboration The BABAR detector, Nucl. Instum. Methods A479, 1-116, 2002.

- [] A. Huffman, Fabrication, Assembly and Evaluation of Cu-Cu Bump-Bond 44 0 Arrays for Ultra-fine Pitch Hybridization and 3D Assembly, presented at 441 Pixel 2008, September 22-26, 2008, Fermilab, Batavia (IL), USA 442 [] N. Zorzi, et al., "Fabrication and characterization of n-on-n silicon pixel 44 **3** d etectors compatible with the Medipix2 readout chip", Nucl. Instrum. 444 Methods A, vol. 546 (2005) 46 445 [] F. Huegging, et al., " Design and test of pixel sensors for operation in se-446 vere radiation environments", Nuclear Instruments and Methods in Physics 447 Research A 439 (2000) pp. 529-535 448 [] L. Ratti et al., "Design of Time Invariant Analog Front-End Circuits for 449 Deep N-Well CMOS MAPS", IEEE Trans. Nucl. Sci., vol. 56, no. 4, pp. 450 2360-2373, Aug. 2009. 451 [] G. Traversi, "Charge Signal Processors in a 130 nm CMOS Technology for 452 the Sparse Readout of Small Pitch Monolithic and Hybrid Pixel Sensors", 453 IEEE Trans. Nucl. Sci., vol. 58, no. 5, pp.2391-2400, Oct. 2011. 454 [] S. Bettarini, et al., "The SLIM5 low mass silicon tracker demonstrator", 455 NIM A 623 (2010) 942-953 456 [] A. Gabrielli for the SLIM5 Collaboration, "On-chip fast data sparsification 457 for a monolithic 4096-pixel device", 56(3) art. no. 5075934 (2009) 1159-1162 458
- 459 [] R, Turchetta, NIM A 335 (1993) 44
- 460 [] M.Villa et al., NIM A 617 (2010)596
- 461 [] L. Fabbri et al.,NIMA 617 (2010)321
- 462 [] H.C. van der Bij, R.S. McLaren, O.Boyle, G. Rubin, IEEE Trans. Nucl. Sci
   463 NS-44 (3) (1997) 398
- [] R. Cranfield, G. Crone, D. Francis et al, "The ATLAS Robin", JINST 3
  (2008) T01002

- 466 [] ATLAS Collaboration, "High Level Trigger data acquisition and control",
- 467 CERN/LHCC/2003-022, 2003